

PP ASIC


U1
IC51-1444-1354

Title PP ASIC Test Board, PP ASIC		
Size A3	Document Number <Doc>	Rev <Rev>
Date: Tuesday, July 30, 2019	Sheet 1	of 10


- Differential signal pairs:
- TPULSEB1 and TPULSEB2
 - /TPULSEB1 and /TPULSEB2
 - TPULSEA1 and TPULSEA2
 - /TPULSEA1 and /TPULSEA2

Differential signal pair:
- VCON1 and VCON2


Xilinx JTAG





JTAG Selector



FPGA Bank 0




SPI Flash




Title		
PP ASIC Test Board, FPGA 0 and Configuration		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, July 23, 2019	Sheet 2 of 10

FPGA Bank 13




XC7A100T-2FGG484C

FPGA Bank 14




XC7A100T-2FGG484C

FPGA Bank 15






XC7A100T-2FGG484C



Green: LVDS pin change possible but P/N pair should be kept.


Blue: pin change prohibited.
Green: LVDS pin change possible but P/N pair should be kept.

Green: AD pin change possible but P/N pair should be kept.




FPGA Bank 16


U3E




XC7A100T-2FGG484C



ETH_TXCLK,ETH_RXCLK はMRCC のPピンに
ETH_TXCLK , ETH_RXCLK 以外はスワップ 可
LAN8810-AKZEにつながる信号はシングル50Ω




FPGA Bank 34






XC7A100T-2FGG484C











FPGA Bank 35





XC7A100T-2FGG484C

Blue: clock (pin change prohibited)






Title		
PP ASIC Test Board, FPGA Others		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, July 23, 2019	Sheet 6 of 10




PHY ADD[2:0] = 000
 CONFIG0 = GND (CPV(0))
 CONFIG1 = GND (CPV(0))

MODE = Auto negotiation enable, Auto master/slave resolution
 single port
 CONFIG2 = GND (CPV(0))
 CONFIG3 = VCC (CPV(3))




LAN8810に近い位置に設置

the distance of LAN8810 and RJ45 > 2.54cm
 the distance of LAN8810 and RJ45 < 7.62cm
 the distance of LAN8810 and FPGA < 15.24cm




Title		
PP ASIC Test Board, Ethernet		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Wednesday, July 31, 2019	Sheet 7 of 10


Connector for AC adapter




GND connector




Test pins



+3V3D for PP ASIC




+1V8D for PP ASIC




Title		
PP ASIC Test Board, Power 1		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, July 23, 2019	Sheet 8 of 10


+3V3D for FPGA, etc.




+2V5D for FPGA, etc.




+1V8D for FPGA, etc.



+1V0D for FPGA




+1V2D for Ethernet




Title		
PP ASIC Test Board, Power 2		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Tuesday, July 23, 2019	Sheet 9 of 10

SPP Interface



Reset



2019/08/24

Title		
PP ASIC Test Board, SPP Interface and Reset		
Size	Document Number	Rev
A3	<Doc>	<Rev Code>
Date:	Saturday, August 24, 2019	Sheet 10 of 10