




ケースファン用
モニターポート追加



XC5VLX50-1FFG676C

FPGAをXC6SLX100からXC5VLX50に変更。

Title			SN_MONITOR
Size	Document Number	Rev	
A3	<Doc>	5	
Date:	Sunday, February 03, 2013	Sheet	1 of 30





追加





Title		ETC
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 2 of 30

LED_ACT_1
LED_10M_1
LED_100M_1
LED_1000M_1
LED_FULL_1




ETHERNET_PHY




ETHERNET_PHY

LED_ACT_2
LED_10M_2
LED_100M_2
LED_1000M_2
LED_FULL_2




Title		
ETHERNET		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 3 of 30







等長、50Ω
表層:信号
L2:POWER2.5V

Title		
ETHERNET_PHY / H1		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 4 of 30







等長、50Ω
 表層:信号
 L2:POWER2.5V


Title		
ETHERNET_PHY / H2		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 5 of 30





ペア線は同じ層、平行、等長に



Title		
ETHERNET_PORT		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 6 of 30




ケースファン用
モニターポート追加











FPGAがXC6SLX100からXC5VLX50に変更されたのに伴い修正。

Title FPGA		
Size A3	Document Number <Doc>	Rev 5
Date: Sunday, February 03, 2013	Sheet 7	of 30



FPGAがXC6SLX100からXC5VLX50に変更されたのに伴い新規作成。

Title		
FPGA_BANK_CNFG		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 8 of 30




- * DDR DQ, DQS, DMはBANK内での入れ替え可能。
BANK間でこれらのピンを入れ替える場合は、1Byte単位(8つのDQ, 1ペアのDQS, 1つのDM)をまとめて入れ替える。
- * AddressとControl信号(DDR A, BA, RAS N, CAS N, WE N, CS N, ODT, CK, CKE)は出来れば同じBANKにする。
- * DQSとCKはCCピンにのみ入れられる。


- FPGA <-> SODIMM間の等長配線:
- * クロックのペアは+10mil以内
 - * 同一Byte内のDQとDQS信号は+25ps以内
 - * AddressおよびControl信号と対応するCK信号は+50ps以内
 - * DQS信号とCK信号同士は+100ps以内

FPGAがXC6SLX100からXC5VLX50Iに変更されたのに伴い新規作成。


Title			FPGA_BANK_SDRAM
Size	Document Number	Rev	
A2	<Doc>	5	
Date:	Sundav, February 03, 2013	Sheet	11 of 30




Title		
INPUT_OUTPUT		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 12 of 30




Title		
LVDS_RECEIVER_DOWN		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 14 of 30




Title		
LVDS_RECEIVER_DOWN		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 16 of 30




Title		
LVDS_RECEIVER_DOWN		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 17 of 30




Title		
LVDS_RECEIVER_DOWN		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 18 of 30





Title		
LVDS_RECEIVER_UP		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 20 of 30







Title		
LVDS_RECEIVER_UP		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 22 of 30







Title		
MASTER_CLOCK		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 24 of 30




Title		
NIM_IN_OUT		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 25 of 30



POWER LED





Virtex-5用に2.5V電源ラインを増設。



近くに置いて下さい。

7ピンはパッケージの裏のパッドです。また、ヒートシンクを兼ねているのでビアでGNDに落として下さい。


1.2V電源ラインを1.0Vに変更。それに伴い設定用抵抗、出力コンデンサを変更。




SODIMMソケットの近くに配置して下さい。

SDRAM用VTT、VREF電源を変更して統一。

11ピンはパッケージの裏のサーマルパッドです。ヒートシンクとしてビアでGNDに落として下さい。



1.8V電源ラインのレギュレータを容量不足により変更。それに伴い抵抗、コンデンサも変更。





ケース固定用のネジ穴を通してGNDをケースに落として下さい。


追加(復活)

Title			POWER
Size	Document Number	Rev	
A3	<Doc>	5	
Date:	Sunday, February 03, 2013	Sheet	26 of 30


保護ダイオードをサブ基板からメイン基板へ移動。




JTAG信号の電圧を3.3Vから2.5Vへ変更。
Front Panel用基板の追加。



Title		PROM
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 27 of 30




Title			SODIMM		
Size	Document Number				Rev
A3	<Doc>				5
Date:	Sunday, February 03, 2013	Sheet	28	of	30




FPGA-Socket間は等長配線
 以下は除く
 DDR_SCL, DDR_SA, DDR_SCL, DDR_ODT



DDR_ODT0, 1のpull-up抵抗をoptionに変更し、
 pull-down抵抗を追加。




Title SODIMM_SOCKET		
Size A3	Document Number <Doc>	Rev 5
Date: Sunday, February 03, 2013	Sheet 29	of 30




こんな風なパターン 網掛け部分に配置



両面可



ターミネーション用電源とSDRAM_VREF電源を統一。



Title		
SODIMM_TERMINATION		
Size	Document Number	Rev
A3	<Doc>	5
Date:	Sunday, February 03, 2013	Sheet 30 of 30