








Title		AXEL_BOARD	
Size	A3	Document Number	<Doc>
Date:	Monday, December 17, 2018	Sheet	1 of 58
Rev		1	



Title			MPPC
Size	Document Number	Rev	
A3	<Doc>	1	
Date:	Monday, December 17, 2018	Sheet	2 of 58

5
 /BIAS_SYNC /BIAS_SYNC
 BIAS_SCLK BIAS_SCLK
 BIAS_DIN BIAS_DIN
 /BIAS_SHDN /BIAS_SHDN

1
 MPPC_BIAS MPPC_BIAS
 BIAS_IMON_P BIAS_IMON_P
 BIAS_IMON_N BIAS_IMON_N
 BIAS_VMON_P BIAS_VMON_P
 BIAS_VMON_N BIAS_VMON_N













181217變更




181217變更

181217變更


Title			
BIAS			
Size	Document Number	Rev	
A3	<Doc>	1	
Date:	Monday, December 17, 2018	Sheet	3 of 58





Title		
DAC		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 4 of 58




配線のインピーダンスを差動100Ωに






Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 5 of 58




配線のインピーダンスを差動100Ωに






Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 6 of 58




配線のインピーダンスを差動100Ωに






Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 7 of 58




配線のインピーダンスを差動100Ωに






Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 8 of 58




配線のインピーダンスを差動100Ωに






Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 9 of 58




配線のインピーダンスを差動100Ωに



Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 10 of 58





配線のインピーダンスを差動100Ωに



Title		
CHARGE_DIV		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 11 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	12	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number				Rev
A3	<Doc>				1
Date:	Monday, December 17, 2018	Sheet	13	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number				Rev
A3	<Doc>				1
Date:	Monday, December 17, 2018	Sheet	14	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	15	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	16	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 17 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]






Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	18	of	58




5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	19	of	58

5
SIG[1:0] 
ADJ[1:0] 
OFFSET 



1
LOW_P[1:0] 
LOW_N[1:0] 
HIGH[1:0] 



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 20 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	21	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	22	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 23 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	24	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	25	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 26 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number				Rev
A3	<Doc>				1
Date:	Monday, December 17, 2018	Sheet	27	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	28	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	29	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	30	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 31 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 32 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]



Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 33 of 58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]




Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	34	of	58


5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET


1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]







Title		
ANALOG		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 35 of 58



SIG[1:0]  SIG[1:0]



ADJ[1:0]  ADJ[1:0]

OFFSET  OFFSET

 LOW_P[1:0]  LOW_P[1:0]

 LOW_N[1:0]  LOW_N[1:0]



 HIGH[1:0]  HIGH[1:0]



Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	36	of	58

5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET



1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]




Title			ANALOG		
Size	Document Number		Rev		
A3	<Doc>		1		
Date:	Monday, December 17, 2018	Sheet	37	of	58


5
 SIG[1:0] → SIG[1:0]
 ADJ[1:0] → ADJ[1:0]
 OFFSET → OFFSET


1
 LOW_P[1:0] → LOW_P[1:0]
 LOW_N[1:0] → LOW_N[1:0]
 HIGH[1:0] → HIGH[1:0]





Title			ANALOG		
Size	Document Number			Rev	1
A3	<Doc>				
Date:	Monday, December 17, 2018	Sheet	38	of	58


SIG[1:0]  SIG[1:0]



ADJ[1:0]  ADJ[1:0]

OFFSET  OFFSET


 LOW_P[1:0]

 LOW_N[1:0]

 HIGH[1:0]



Title		ANALOG	
Size	A3	Document Number	<Doc>
Date:	Monday, December 17, 2018	Sheet	39 of 58
			Rev 1



配線のインピーダンスを差動100Ωに

配線のインピーダンスを差動100Ωに

100ps以下の精度で等長配線



Title		ADCH	
Size	A3	Document Number	<Doc>
Date:	Monday, December 17, 2018	Sheet	40 of 58
		Rev	1

ADCL_IN_P[7:0] → ADCL_IN_P[7:0]
 ADCL_IN_N[7:0] → ADCL_IN_N[7:0]
 ADCL_SCK[1:0] → ADCL_SCK[1:0]
 /ADCL_CNV[1:0] → /ADCL_CNV[1:0]

配線のインピーダンスを差動100Ωに
 配線のインピーダンスをシングル50Ωに

配線のインピーダンスをシングル50Ωに

ADCL_OUT[7:0] → ADCL_OUT[7:0]
 ADCL_CLKOUT[1:0] → ADCL_CLKOUT[1:0]





Title			ADCL		
Size	A3		Document Number	<Doc>	
Date:	Monday, December 17, 2018		Sheet	41	of 58
			Rev	1	

ADCL_IN_P[7:0] → ADCL_IN_P[7:0]
 ADCL_IN_N[7:0] → ADCL_IN_N[7:0]
 ADCL_SCK[1:0] → ADCL_SCK[1:0]
 /ADCL_CNV[1:0] → /ADCL_CNV[1:0]

配線のインピーダンスを差動100Ωに
 配線のインピーダンスをシングル50Ωに

配線のインピーダンスをシングル50Ωに

ADCL_OUT[7:0] → ADCL_OUT[7:0]
 ADCL_CLKOUT[1:0] → ADCL_CLKOUT[1:0]





Title			ADCL
Size	Document Number	Rev	
A3	<Doc>	1	
Date:	Monday, December 17, 2018	Sheet	42 of 58

ADCL_IN_P[7:0] → ADCL_IN_P[7:0]
 ADCL_IN_N[7:0] → ADCL_IN_N[7:0]
 ADCL_SCK[1:0] → ADCL_SCK[1:0]
 /ADCL_CNV[1:0] → /ADCL_CNV[1:0]

配線のインピーダンスを差動100Ωに
 配線のインピーダンスをシングル50Ωに

配線のインピーダンスをシングル50Ωに

ADCL_OUT[7:0] → ADCL_OUT[7:0]
 ADCL_CLKOUT[1:0] → ADCL_CLKOUT[1:0]





Title			ADCL
Size	Document Number	Rev	
A3	<Doc>	1	
Date:	Monday, December 17, 2018	Sheet	43 of 58

ADCL_IN_P[7:0] → ADCL_IN_P[7:0]
 ADCL_IN_N[7:0] → ADCL_IN_N[7:0]
 ADCL_SCK[1:0] → ADCL_SCK[1:0]
 /ADCL_CNV[1:0] → /ADCL_CNV[1:0]





配線のインピーダンスを差動100Ωに
 配線のインピーダンスをシングル50Ωに

配線のインピーダンスをシングル50Ωに

ADCL_OUT[7:0] → ADCL_OUT[7:0]
 ADCL_CLKOUT[1:0] → ADCL_CLKOUT[1:0]



Title			ADCL		
Size	A3	Document Number	<Doc>		Rev
Date:	Monday, December 17, 2018	Sheet	44	of	58





Title			ADCL		
Size	A3	Document Number	<Doc>		Rev
Date:	Monday, December 17, 2018	Sheet	45	of	58

ADCL_IN_P[7:0] → ADCL_IN_P[7:0]
 ADCL_IN_N[7:0] → ADCL_IN_N[7:0]
 ADCL_SCK[1:0] → ADCL_SCK[1:0]
 /ADCL_CNV[1:0] → /ADCL_CNV[1:0]


配線のインピーダンスを差動100Ωに
 配線のインピーダンスをシングル50Ωに

配線のインピーダンスをシングル50Ωに

ADCL_OUT[7:0] → ADCL_OUT[7:0]
 ADCL_CLKOUT[1:0] → ADCL_CLKOUT[1:0]




Title			ADCL
Size	A3	Document Number	<Doc>
Date:	Monday, December 17, 2018	Sheet	46 of 58
		Rev	1





配線のインピーダンスを差動100Ωに

配線のインピーダンスをシングル50Ωに


配線のインピーダンスをシングル50Ωに





400ps以下の精度で等長配線










400ps以下の精度で等長





Title		
ADCL		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 47 of 58
















それぞれ200ps以下の精度で等長配線
 (FPGAからクロックを出力し、BUFFERを通過して、
 各ADCから出力信号が帰ってくるまでの配線長を、400ps以下の精度で等長にしたいです)



Title			BUFFER		
Size	A3	Document Number	<Doc>		Rev
Date:	Monday, December 17, 2018	Sheet	48	of	58









配線のインピーダンスを差動100Ωに
ADxxP, ADxxNにスワップ可


Bank-15
XC7A200T-1FGG484C
181217変更



配線のインピーダンスをシングル50Ωに




・スワップ可
 ・SCK_BUFとCNV_BUFは200ps以下の精度で等長配線
 ・CLKOUT 7と8、9と10、12と13はそれぞれ200ps以下の精度で等長配線
 (FPGAからクロックを出力し、BUFFERを通過して、各ADCから出力信号が帰ってくるまでの配線長を、400ps以下の精度で等長にしたいです)



配線のインピーダンスをシングル50Ωに

配線のインピーダンスを差動100Ωに




配線のインピーダンスを差動100Ωに
ADxxP, ADxxNIにスワップ可



配線のインピーダンスを差動100Ωに

- ・スワップ可
- ・SCK_BUFとCNV_BUFは200ps以下の精度で等長配線
- ・CLKOUT 0と1、2と3、5と6はそれぞれ200ps以下の精度で等長配線 (FPGAからクロックを出力し、BUFFERを通過して、各ADCから出力信号が帰ってくるまでの配線長を、400ps以下の精度で等長にしたいです)

Title		
FPGA_BANK_34_35		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 52 of 58




Title		
FPGA_POWER		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 53 of 58




PHY ADD[2:0] = 000
 CONFIG0 = GND (CPV(0))
 CONFIG1 = GND (CPV(0))

MODE = Auto negotiation enable, Auto master/slave resolution
 single port
 CONFIG2 = GND (CPV(0))
 CONFIG3 = VCC (CPV(3))



LAN8810に近い位置に設置



2.54cm < the distance of LAN8810 and RJ45 < 7.62cm
 the distance of LAN8810 and FPGA < 15.24cm



Title			IO
Size	A3	Document Number	<Doc>
Date:	Monday, December 17, 2018	Sheet	55 of 58
			Rev 1


JTAG

Top View




Title		PROM	
Size	Document Number	Rev	
A3	<Doc>	1	
Date:	Monday, December 17, 2018	Sheet	56 of 58

For VCCINT&VCCBRAM




(+5.0V -> +1.0V) (3.0A)

For VCCAUX&VCCO




(+5.0V -> +1.8V) (3.0A)

For VCCO




(+5.0V -> +2.5V) (3.0A)

For VCCO




(+5.0V -> +3.3V) (3.0A)

For ETHERNET



(+1.8V -> +1.2V) (2.0A)









(+5.0V -> -2.3V) (1.5A)

Title		
REG1		
Size	Document Number	Rev
A3	<Doc>	1
Date:	Monday, December 17, 2018	Sheet 57 of 58

For ANALOG

RiseTime about 33msec



Title		REG2	
Size	A3	Document Number	<Doc>
Date:	Monday, December 17, 2018	Sheet	58 of 58
		Rev	1