ATLAS 実験アップグレード用 シリコン検出器試験用DAQの開発

計測システム研究会@RCNP 24-26 July, 2015

Minoru Hirose (廣瀬穣)

Tokyo Institute of Technology

Introduction

- Inner detector in ATLAS
 - ➡Purpose :
 - Particle tracking
 - Vertexing
 - Provides very important information for "all" reconstructed object.
- ATLAS-Japan group is involved in silicon detector study.
 - ➡Pixel detector
 - ➡SemiConductor Tracker (SCT)

25m



Inner detector in HL-LHC



- Many problems to use the current de at an
 - Intolerable radiation damage
 - Fluence of ~10¹⁶ n_{eq}/cm^2
 - ➡Unacceptable occupancy
 - 23 \rightarrow 140 pp collisions in one b

Completely new design is under st

per 25ns bunch crossing



60



60





Introduction of the SEABAS board

- SEABAS2: general purpose DAQ board with SiTCP.
 - ➡SiTCP: network processor to communicate with PC. Maximum data rate: 1 Gbps.
 - ➡FPGA for each user application.
 - →4×NIM_IN, 2×NIM_OUT (trigger, busy etc...).
 - ➡16ch×ADC and 4ch×DAC

Connectors for each application (120 signal lines from UserFPGA)



Advantage to use SEABAS

- "Compact" and "versatile" DAQ system.
 - ➡Compact :
 - Don't need large crates just for testing prototypes...
 ✓ E.g. NIM, CAMAC, VME, ATCA etc...
 - Portable system is preferable.
 - \checkmark We have to transport the system for the testbeam.
 - ➡Versatile :
 - Have to test new features of the prototype quickly.

SEABAS is one of the good solution !! - enough data transfer speed. -enough I/O ports.

Upgrade of the pixel detector

- Readout ASIC: FE-I3 \rightarrow FE-I4.
 - ➡Smaller pixel size, faster readout speed.
 - To cope with higher hit rate.

FE-I4

FE-I3

FE-I

FEI4-SEABAS2 DAQ system

- Can readout up to four FEI4s
 - →MUX can be used to readout two FEI4s.

FEI4-SEABAS2 DAQ system

- Can readout up to four FEI4s
 - →MUX can be used to readout two FEI4s.

Firmware design

- To make flexible DAQ system
 - ➡Only provide the interface for ten FEI4 commands.
 - e.g. LV1Trigger, CalibrationPulse, WrRegister etc...
 - →All meaningful data from FEI4s are sent to PC.
- All operation can be done by software coding.
 - ➡Relatively easy for non-DAQ expert to test new things.

Example: threshold tuning

- To set same threshold among pixels.
 - ➡Good example of the operation
 - Needs global configuration.
 - Needs pixel local configuration.
 - Charge injection
 - etc...

Problems & Solusions

- FEI4 Interface: "Custom" SLVS
 - SLVS? → Scalable Low Voltage Signaling
 ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - ➡ Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - SLVS? → Scalable Low Voltage Signaling
 - ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - ➡ Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - ➡ SLVS? → Scalable Low Voltage Signaling
 ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - ➡ Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - \Rightarrow SLVS? \rightarrow Scalable Low Voltage Signaling
 - ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - SLVS? → Scalable Low Voltage Signaling
 ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - ➡ Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - ➡ SLVS? → Scalable Low Voltage Signaling
 ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - ➡ SLVS? → Scalable Low Voltage Signaling
 ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - Suit for long distance signal transmission.

- FEI4 Interface: "Custom" SLVS
 - ➡ SLVS? → Scalable Low Voltage Signaling
 ✓ Derived standard of LVDS (differensial signal standard).
- Differential signaling
 - ➡ Suit for long distance signal transmission.

How to use SLVS with FPGA?

- No SLVS support by Virtex-5.
- Needed to prepare a level adaptor.
 - Ref.: <u>http://ednjapan.com/edn/articles/1109/20/news120.html</u>

Slides from Y. Ikegami

Test with the proposed design

• Functionality test with a bread board.

Result(1)

Edge

- I could adjust V_{com} to be 0.8 V.
- ➡But swing seems to be too small (Diff. signal looks unclear). DS0-X 2024A, MY52010943; Mon Oct 20 16:55:35 2014 Trig'd? 500%/ 500%/ 4 -62.00\$ 100.0%/ 1.19V 500%/ 2 3 500%/ £ 🔆 Agilent Acquisition Normal 1.00GSa/s Channels Vswing mV **I(**+ and 10 O· DĽ 25 V com MAN ine i $V_{com} = 0.8 V$ and **O(**+) ₿₫ Trigger Menu Trigger Type Source Slope ŧ٦

£

Changing the resistances

• Picked-up values are determined by trial and error.

Slides from Y. Ikegami

V_{com} adjusted as 0.8 V.

Ð

Edge

£

- V_{com} adjusted as 0.8 V.

Edge

£

Level shifter

• The problem apparently comes from buffer circuits.

Final (tentative) solution

- Succeeded to lowering the common level of the diff. signal.
 - →Output signals with the "HT_25" standard.
 - HyperTransport: $V_{com} \sim 600 \text{ mV}$, $V_{swing} \sim 400 \text{ mV}$.
- Another problem arised...: periodical "dips" on output data from FEI4.
 - →Disappear when $V_{digital}$ >1.3 V (←Nominal value=1.2 V).
 - →Caused by larger V_{swing} than SLVS?

ISERDES

Firmware problem

- Compilation succeeds but sometimes the firmware don't work.
 - Even though we don't change anything (e.g. only adding a comment line.).
 - →Working ISE project might not work at other sites (LBL etc..).
 - ➡This suggests there might be a timing issue in FPGA.
 - Caused by a delay of signal routing etc...
- To get rid of the timing problem inside FPGA completely.
 - ➡Adopting built-in deserializer (160 MHz --> 16 MHz).
 - ➡Could get easier to design the firmware in terms of timing.
 - Used to use 480 MHz to deserialize 160 MHz data stream.
 - Timing margin gets larger by a factor 30.

Built-in deserializer

- ISERDES (Input SERializer/DESerializer) + IDELAY + BITSLIP
 - ➡ISERDES: Fast deserializer up to 644 MHz (1:10 parallelize is possible for Virtex5)
 - ➡IDELAY: Precise signal delay (Range : (0-63)×76 ps ~ 4.8 ns)

➡BITSLIP: Word alignment function

- Some difficulties...
 - ➡Training bit pattern: 20 bits long.
 - Serial data speed: 160 MHz (i.e. 1CLK=6.25ns)

Data clock alignment

• Old : choose the best clock by finding data edges by triple over-sampling.

➡Problem :

- Clock is selected depending on the data timing.
- Gated clock is generated \rightarrow Worsen the clock quality.

Data clock alignment

• New : finding the best "delay" to the input data.

- Advantage :
 - ➡No gated clock.
 - ➡Slower clock frequency (480 MHz --> 80 MHz).
 - Note : Data is now extracted by DDR.
 - "Timing won't be change by the compilation environment."
 - Using registers in the particular IOB.

Periodical noise (?)

\varTheta 🖸 🖸 🗮 Windows_7 - Parallels Desktop	82
🗃 ChipScope Pro Analyzer (top)	
Eile View "ITAG Chain Device Irigger Setup Waveform Window Help	
□ Prigger Run Mode: Single ▼ ▶ ■ TI □ ♀ ♀ ♀ ♪ ♪ E	
Waveform - DEV:1 MyDevice1 (XCSVLX50) UNIT:0 MyILA0 (ILA)	đ 🛛
Bus/Signal X O 0 40 80 120 160 200 240 280 320 360 400 440 480 520 560 600 640 680 720 760 800 840 880 920 960 100	
DataFort[0] 0 0	Ĥ
	_
DetaFort [3] 0 0	
-DataPort [5] 0 0	a U
	â II
	ñ II
-DataFort[8] 1 1	wii 🔢
	M
DetaFort[11] 1 1	
Parallelized data trom FEIA(7)	
DetaPort[14] 0 0 1	
	# I I
-DetaFort(17) 1 1	<u> </u>
	iii II
	m
Waveform captured Dec 11, 2014 5:04:29 PM X: 0 ≤ ▶ 0: 0 ≤ ▶ Δ(X-0): 0	
COMIMAND: upload 1 0 INFO - Device 1 Unit 0: Sample Buffer is full INFO - Device 1 Unit 0: Waveform captured Dec 11, 2014 5:04:28 PM COMMAND: reset_trigger_settings 1 0 COMMAND: set_window_capture 1 0 0 1 1024 0 COMMAND: set_storage_condition 1 0 1 1 FFFF COMMAND: set_storage_condition 1 0 1 FFFF COMMAND: set_storage_condition 1 0 FFFF	*
INFO - Device 1 Unit 0: Sample Buffer is full	
INFO - Device 1 Unit 0: Waveform captured Dec 11, 2014 5:04:29 PM	-
	DONE
	504 PM
	(A

Hit data with some corruptions

• FEI4 successfully returns data, but some bits keep corrupting.

Finally found the reason of corruption

- The SERDES circuit for Chip0 in the SEABAS2 which I used seems to be broken.
 - ➡Data corruption happens only for Chip0.
 - If the corruption is due to the timing, it should happens among chips randomly.
 - ➡Perfectly works on the other SEABAS2 board.
 - Could reproduce the problem by testing several times.
 - ➡Without SERDES, firmware seems to work.
- Lesson:
 - It's rare case, but sometimes unexpected behavior isn't caused by my bug!!

Perfect data extraction

Weird noise on SEABAS

Example of the noise

Minas Miles Max UI-J De

Frequency is not always the same. Amplitude is also not the same. Duration varies for each time.

Still existing on differential signals

- ➡Existing even after taking difference.
 - Even though negative side have a similar noise at the same time...
 - Noise can exceed the LVDS threshold.

Positive side Negative side Diff(P-N)

The noise appears for all the signal lines

• ch1 : DOUT, ch2 : COMMAND, ch3 : REFCLK

Chair makes the noise.

- There are two types of chairs in the lab.
 - ➡ Maybe, chair on the right makes ESD.
 - Can easily reproduce the noise by moving chairs.
 - ➡ No anti-ESD items in our lab except,,,
 - Wrist strap, anti-ESD mat on desks (×Floor, ×Dry air).

ESD CAUTION

 Have to take the "funny" sticker seriously. (Looks like just a joke though...)

• Displaced differential signal pairs.

• Displaced differential signal pairs.

• Displaced differential signal pairs.

• Floating signal lines

• Floating signal lines

- For next generation SEABAS (and daughter boards)
 - Optimal signal line layout for differential signals.
 - Prevent user's connectors to be an anntena.

Conclusions

- Presented development of DAQ system for testing the ATLAS upgraded pixel.
 - Basically it's working after experiencing many troubles.
- Also presented some problems which could happen for other projects and our solutions.
 - Hope to have useful comments from experienced developpers.
 - Hope this talk helps all future developments.
- I think this workshop is very good place to share this sort of things (Obviously not suit for JPS meeting).

Other systems