

CMOSプロセス、エレクトロニクス入門

2009年7月27日

エレクトロニクスDAQセミナー


高エネルギー加速器研究機構

素粒子原子核研究所

新井康夫 (yasuo.arai@kek.jp)

講義内容


- ☐ 0.はじめに
- ☐ 1. MOSTランジスターの基礎
- ☐ 2. MOSアナログ回路
- ☐ 3. CMOSデジタル回路
- ☐ 4. SOI Pixel回路



[参考文献]


- Pixel Detectors, L. Rossi, P. Fischer, T. Rohe, N. Wermen, Springer, ISBN 3-540-28332-3
- Semiconductor Detector Systems, H. Spieler, Oxford University Press, ISBN 0-19-852784-5
- CCD/CMOSイメージ・センサの基礎と応用、米本一弥、CQ出版、ISBN 978-4-7898-3626-5
- Silicon-On-Insulator Technology: Materials to VLSI, 3rd Edition, J-P Colinge, ISBN 1-4020-7773-4

Bulk and SOI(Silicon-On-Insulator) Wafer




UNIBOND™ Process (1995, France LETI) → SOITEC


- ① Initial silicon wafers A & B
- ② Oxidation of wafer A to create insulating layer
- ③ Smart Cut ion implantation induces formation of an in-depth weakened layer
- ④ Cleaning & bonding wafer A to the handle substrate, wafer B
- ⑤ Smart Cut - cleavage at the mean ion penetration depth splits off wafer A
- ⑥ Wafer B undergoes annealing, CMP and touch polish => SOI wafer complete
- ⑧ Split-off wafer A is recycled, becoming the new wafer A or B



Bulk CMOS vs. SOI CMOS




Bulk CMOS



SOI CMOS


In SOI, Each Device is completely isolated by Oxide.




Features of SOI Monolithic Pixel detector

- Bonded Wafer (High Resistive Substrate + Low Resistive Top Si).
- Standard CMOS Electronics (NMOS, PMOS, MIM Cap etc.).
- Monolithic Detector, No Bump Bonds (Lower cost, Thin Device).
- High density (Smaller Pixel Size is possible).
- Small capacitance of the sense node (High gain $V=Q/C$)
- Industrial standard technology (Cost benefit and Scalability)

Explore the possibility of SOI detector for future experiments (ILC, SLHC, Super-Belle etc.) and other applications (Medical, Material etc.)




FD-SOI Structure



Close up of MOSFET

Cross Sectional SEM
Photograph



Ultra Thin Si Layer (40nm)


Cross Sectional View of FD-SOI Device

Current Status of PD-SOI and FD-SOI

◆ PD-SOI (Partially Depleted)

High-speed microprocessors

- IBM: PowerPC , mainframe CPU's, Wii(Nintendo), Xbox
- Free scale: PowerPC
- AMD: Athlon processors
- Sony (with IBM and Toshiba) : Cell, PS3



◆ FD-SOI (Fully Depleted)

Low-power application

- Oki: solar cell watch, long-wave RF decoder

Technology Node option beyond 32nm, Next 3D Tr. (R&D)


- Intel, many major companies



**At present, only Oki has an experience
of mass production of FD-SOI**

Features of (FD-)SOI


- Full Dielectric Isolation :
Latchup Free, Small Area,
Good Circuit Isolation
No Back Bias Effect
- Low Junction Capacitance :
High Speed
- Steep Subthreshold Slope
Low Power
- No Kink Effect
Good for Analog Design
- Less Impurity in Body
Good V_{th} Matching,
Less $1/f$ Noise




- No Well junction, Thin Film :
Low Leak,
Low V_{th} Shift (High Temp).
- Small Active Volume :
High Soft Error Immunity
- TID compensation by Back Bias

Latchup Free Structure

Bulk CMOS



SOI CMOS



(Ref. 'SOI Technology' by Jean-Pierre Colinge, Springer)


No Parasitic PNP Structure

外来スパイクによる故障が起こりにくい。


Isolation between Analog and Digital Part

10-40dB lower than Well isolation of Bulk, when High-Resistive Substrate is used

Bulk




SOI




Smaller Junction Capacitance

Bulk




SOI




C_j is 1/10 of Bulk technology.
Gate Capacitance is 30-40% Lower.


High Speed / Low Power



Steep Sub Threshold Slope





Gate voltage is not wasted to deplete the bulk.



F.Ichikawa et al., SSDM, 2004

Lower Threshold (Leakage Current) is possible without increasing Leakage Current (V_{th}).

Small Temperature Dependence




due to less change in depletion width

No latchup, Less leakage, Less V_{th} shift



FD-SOI can be operated in 4K to 300 $^{\circ}$ C.


High Soft Error Immunity



Higher soft error immunity due to ultra thin body Silicon.




SOI Pixel検出器

- 高比抵抗Si基板と低比抵抗Si基板を絶縁層を介して張合わせ。
- 高比抵抗部にp-n junctionを生成し、センサーとする。
- 絶縁層 (BOX: Buried Oxide) に穴を開けセンサーと回路を接続。



Monolithic Radiation Sensor
として理想的な構造

光センサーと放射線センサー



信号量:



可視光 $\sim 1 \text{ e-h} / 1 \text{ photon}$

X線 $\sim 3000 \text{ e-h} / \text{X-ray}@10\text{keV}$

荷電粒子 $\sim 3000 \text{ e-h} / \text{track}@40\mu\text{m}$

放射線はひとつずつ数えることが出来る。


現在の最先端Pixel検出器 (Hybrid Pixel)




- 検出器と読出しエレクトロニクスを別々に作り、金属バンプにより接合する。
- 位置分解能に制限。
- 余分な物質が大量にある。
- 寄生容量によるスピードの低下。

SOI Pixel検出器の特徴

- 余分な物質が少なく、多重散乱をおさえられる。
- 電極容量が小さく、少ない電荷(薄いセンサー)で大きなS/Nが得られる。
- 複雑な信号処理回路を各ピクセルに持たせられる。
- 高レート、高速読み出しが可能。
- 機械的接合がなく、高分解能化、低価格化が望める。
- 産業界の標準プロセスを基本に開発。




SOI Pixel Process Flow



OKI 0.2 μm FD-SOI Pixel Process



Process	0.2 μm Low-Leakage Fully-Depleted SOI CMOS (OKI) 1 Poly, 4(5) Metal layers, MIM Capacitor, DMOS option Core (I/O) Voltage = 1.8 (3.3) V
SOI wafer	Diameter: 200 mm ϕ , Top Si : Cz, $\sim 18 \Omega\text{-cm}$, p-type, $\sim 40 \text{ nm}$ thick Buried Oxide: 200 nm thick Handle wafer: Cz, $700 \Omega\text{-cm}$ (<i>n-type</i>), 650 μm thick
Backside	Thinned to 260 μm , and sputtered with Al (200 nm).





An example of a
SOI Pixel cross
section

MPW (Multi Project Wafer) run

~Twice per Year




Integration Type Pixel (INTPIX)




128 x 128 pixels
5 x 5 mm²

20 μ m x 20 μ m pixel





Counting Type Pixel

Energy window and counting in each pixel.



10.4 mm \square
128 x 128 pix






CNTPIX2 Pixel

~600 Tr/pix
x 128 x 128
= 10,000,000 Trs


60x60 μm^2


積分型Pixel回路例




V_{LOAD} は低消費電力モード
にしたい時はGNDに落とす


Pixel Layout例






Pixel Layout例








沖0.2 mm SOI CMOS Process with Sensor option

Layers & Contacts



	0.2μmSOI Low-Leak
• Core Vdd	1.8V
• I/O Vdd	1.8/3.3V
• Gate Length	0.2μm
• Gate Oxide	4.5/7.0nm
• Core Ion N/P (uA/μm)	210/-90 (@1.8V)
• Ioff	<0.1pA/μm (I/O<0.1pA/μm)
• Wiring Pitch	0.9μm
• RF/Analog Option	MIM, Inductor Low Vt, DMOS

A detailed cross-sectional diagram of a MOSFET. The diagram shows the following components and dimensions:

- Gate:** Indicated by a blue label and arrows pointing to the gate stack on the top and bottom of the channel.
- Wtr:** The width of the top gate.
- l1:** The channel length.
- Wtr:** The width of the bottom gate.
- Dimensions:**
 - d_1 : Thickness of the top gate oxide.
 - d_2 : Thickness of the channel oxide.
 - d_3 : Thickness of the bottom gate oxide.
 - d_4 : Thickness of the top oxide layer.
 - m_1 : Width of the top gate oxide extension.
 - m_2 : Width of the top oxide extension.
 - m_3 : Width of the top oxide extension.
 - w_1 : Width of the top gate oxide extension.
- Labels:**
 - N+ or P+ AC*: Labels for the source and drain regions.

主なパラメータ

許容電流密度

Metal 配線	< 1 mA/ μm
Contact, Via	< 0.78 mA/個

シート抵抗

シリサイド拡散、ゲート	10 Ω/sq
シリサイドなし拡散	250 Ω/sq
メタル	0.06 Ω/sq
Contact	12 $\Omega/\text{個}$
Via	3 $\Omega/\text{個}$
ポリ抵抗	410 Ω/sq

容量

MIM Capacitance	1 fF/ μm^2
Gate 容量	8 fF/ μm^2
Metal 浮遊容量	~ 0.05 fF/ μm^2

まとめ

- SOIプロセスは耐放射線性、耐温度性等に於いて従来のバルクCMOSプロセスに比べて優れた特徴を持つ。
- SOI張合わせウエハーを使用する事により、放射線センサーと読み出し回路を一体化出来る。
- ピクセル設計は高い技術が要求されるが、複雑なロジック回路と違い、同じピクセルの繰り返しなので、フルカスタム設計が行え、全てを自分の手で設計出来る。
- 年に2回程度MPWランを行っているので、興味のある方は参加して下さい。

