

## SiTCP による MPPC 読み出し回路の開発状況

東北大理, KEK (A), Open-It (B)

本多良太郎, 三輪浩司  
家入正治<sup>A</sup>, 斉藤正俊<sup>A</sup>, 中村勇<sup>A</sup>, 吉村浩司<sup>A</sup>,  
池野正弘<sup>A,B</sup>, 内田智久<sup>A,B</sup>, 田中真伸<sup>A,B</sup>

# Contents

- Motivation
  - Detectors
  - Electronics
- Introduction of SPIROC
- Development of Electronics
- Summary
- 失敗談



# Motivation

PPD

Gain	Response	Magnet field	Bias voltage	Area
$\sim 10^6$	Very Fast	Not Influenced	Low	Small

PMT


Gain	Response	Magnet field	Bias voltage	Area
$10^6 \sim 10^7$	Very Fast	Influenced	High	Large



Possible to construct a very fine and small detector near by spectrometer with MPPC.


# $\Sigma p$ scattering experiment at J-PARC

## Measurement of proton



# $\Sigma p$ scattering experiment at J-PARC

## Measurement of proton




## Measurement of proton

decay angle



Background reduction




# $\Sigma p$ scattering experiment at J-PARC


$\pi$ - $p$  separation  $\Delta E$ - $E$  method

$\Delta E$ - $E$  : Correlation of calorimeter and fiber

Energy deposit at calorimeter



Energy deposit at fibers




# $\Sigma p$ scattering experiment at J-PARC

$\pi$ -p separation  $\Delta E$ - $E$  method

$\Delta E$ - $E$  : Correlation of calorimeter and fiber

$\Delta E$ - $E$  distribution



Calorimeter

t chamber

$\pi^-$

t chamber  $\pi^-$

Calorimeter


580 mm





# Motivation

There are 2000 channels MPPC  
in Fiber Tracker.



Hard to readout  
with existent electronics.

**Necessary to develop  
a new electronics.**

- **Multi-channels**
- **Asynchronous**
- **Easy to use**

## **SPIROC chip as a front end ASIC**

### **Silicon PM Integrated Read Out Chip SPIROC**


32 channels inputs  
HV adjustment (4.5V 8bit)  
AMP, shaper, discriminator  
Variable parameters  
Asynchronous analog output

## **TCP/Ethernet**

Universal standard  
High speed data transmit (~1 Gbps)

By using SiTCP  
Controlled by C/C++ on Linux.


# Introduction of SPIROC



# Introduction of SPIROC

## Schema of SPIROC analog part


Dynamic range 160 fC ~ 320 pC  
(Gain of MPPC :  $10^6$ )



# Development of Electronics


## Original evaluation board (Made by LAL)

- I/F : USB
- FPGA : Altera (cyclone)
- Control software : LabView
- Signal level : LVTTTL



## KEK evaluation board ver.1

- I/F : USB / **SiTCP (SOY)**
- FPGA : Altera (cyclone)
- Control software : LabView / **C/C++**
- Signal level : LVTTTL
- Chip : SPIROC2A



## KEK evaluation board ver.2


- I/F : **SiTCP (SOY)**
- FPGA : **Xilinx (SPARTAN6)**
- Control software : **C/C++**
- Signal level : **NIM / LVDS**
- Chip : SPIROC-A

**Finish  
PCB layout**

## About original board

**Front panel of LabView program.**  
We can change all resistor with this program with GUI.

Total # of resistor      60  
Total # of bits            712





## About original board

**Front panel of LabView program.**  
We can change all resistor with this program with GUI.

Total # of resister     60

Total # of bits         712

Histogram of High gain side



Each peak corresponds to the number of P.E.  
(By using charge injection)







## About KEK board ver.1

**Slow control and DAQ with Ext ADC via SiTCP are implemented.**

But now...

- Only text mode
- We have to know all resister behavior  
=>**Front panel with GUI is needed.**

Pedestal with SiTCP



### SiTCP

DAQ rate : ~250 Hz  
(in Global Network)


Limited by  
overhead of network functions  
and network condition.

### LabView

DAQ rate : ~10Hz  
Limited by LabView program.



# Development of Electronics



Control SPIROC


Create address and data  
to communicate with  
each module

Communicate with  
SOY


# Development of Electronics

ADC readout cycle

readout **start** signal




# Development of Electronics



**A/D conversion time :  $\sim 60 \mu\text{s}$**

# Development of Electronics

## ADC readout cycle




**Transmit time : 30 ~ 50  $\mu$ s (Depend on network condition)**

# Development of Electronics

ADC readout cycle

readout **end** signal



End cycle

## DAQ performance with Ext ADC

# of bits : 1152 bits (32 bit x 36 channels)  
Mean DAQ rate : 250 Hz  
Details : A/D conversion 60  $\mu$ s  
+ Transmit to SOY 50  $\mu$ s  
+ Overhead of socket functions  $\sim$  a few **ms**

## Request

**Request DAQ rate : 3 kHz (Max speed of Hadron DAQ)**

It's not realistic to readout all channels

$\Rightarrow$  pedestal suppression

After pedestal suppression :

(16bit(header) + 16bit(adc) + 16bit(tdc))x30 channels

= 1440 bits

# Performance of FPGA firmware

## DAQ performance with Ext ADC

# of bits : 1152 bits (32 bit x 36 channels)  
Mean DAQ rate : 250 Hz  
Details : A/D conversion 60  $\mu$ s  
          + Transmit to SOY 50  $\mu$ s  
~~+ Overhead of socket functions ~ a few ms~~

Improve firmware

## Request

**Request DAQ rate : 3 kHz (Max speed of Hadron DAQ)**

It's not realistic to readout all channels

⇒ pedestal suppression

After pedestal suppression :

(16bit(header) + 16bit(adc) + 16bit(tdc))x30 channels

= 1440 bits


# Layout of PCB

## About KEK board ver.2

MPPC inputs

Analog  
signal

Digital  
I/O



ADC

SPIROC-A

FPGA  
(SPARTAN6)


SOY connector

LVDS outputs



# Layout of PCB

## About KEK board ver.2



MPPC inputs

Analog signal

Digital I/O

SPIROC-A

ADC

FPGA (SPARTAN6)

SOY connector

LVDS outputs


# Layout of PCB

## About KEK board ver.2

MPPC inputs

Analog  
signal

Digital  
I/O




SOY connector

LVDS outputs

# Layout of PCB

## About KEK board ver.2



Analog signal

Digital I/O

MPPC inp

SOY connector

LVDS outputs

6 layers

Analog I/O

- HV input
- Analog signal output / probe output

Digital I/O

- NIM level input x5 (400 Mbps)
- NIM level output x4 (~ 1Gbps)
- LVDS output (640Mbps)
- SiTCP (SOY)

Power

▪ ± 6 V

# Summary

- Development for multi-channels MPPC readout electronics with SPIROC and SiTCP.
- FPGA firmware to control ASIC and readout ADC
  - Improvement of firmware is necessary to achieve requested performance.
- New readout electronics is developed in Open-It.
  - Started PCB making. Debug will be started from March.

# 失敗談など

## 失敗談

- ▶回路図を描いている段階で十分な時間が取れなかった。
- ▶最終版の回路図でないものを GND さんに送ってしまった。
- ▶レイアウトをしてもらっている段階で、あちらこちらから指示を出すような状況になった。
- ▶SPIROC の入力用コンデンサの静電容量が小さい気がしてきた。
- ▶知識不足
  - ▶ SiTCP、電気回路、IC の種類、配線パターンの見方等々

## 要望等

- ▶可能ならば他のプロジェクトの回路図や FPGA ロジック回路を見てみたい。

# Backup

# Introduction of SPIROC

What's SPIROC ?

=> **S**ilicon **P**M **I**ntegrated **R**ead **O**ut **C**hip  
developed by Omega in LAL in France.

## For ILC project

### **SPIROC2 (Original version)**

- Analog + Digital
- 36 input
- HV adjustment (4.5V 8bit)
- AMP, Shaper, Discriminator
- Analog buffer (SCA) 16 depth
- AD converter (each channel)
- Event builder
- SRAM => Serial data transmit
- Slow control



## For balloon exp.

### **SPIROC-A (Derivative version)**

- Analog only
- **32 input**
- HV adjustment (4.5V or 2.5 V 8bit)
- AMP, Shaper, Discriminator
- Analog buffer **1** depth
- **No AD converter**
- **Individual trigger output**
- Slow control



# Introduction of SPIROC




# Development of Electronics

What's SiTCP ?

=> TCP/IP which is implemented with hardware (without software)

SOY is a product of Bee beans technology.  
We can use SiTCP easily by using SOY.


Protocol type	: TCP and UDP
Band width	: Up to 100Mbps
Low frequency clock	: 25 MHz




## About original board

**Front panel of LabView program.**  
We can change all resistor with this program with GUI.

Total # of resister     60  
Total # of bits           712



## ADC of SciFi & MPPC with <sup>90</sup>Sr




ADC spectrum of <sup>90</sup>Sr  
SciFi (1mm x 1mm) & MPPC (11-50C)

# フロントエンド ASIC SPIROC

SPIROC チップのアナログ部分

ダイナミックレンジ 160 fC ~ 320 pC  
(gain of MPPC :  $10^6$ )



アンプの gain

0.1~1.5 pF

0.1~1.5 pF

Input 15 pF

shaper の 成形時定数

low gain output

high gain output

非同期的アナログ出力


digital line output  
全チャンネルの OR 信号として出力

チャンネル毎の HV 調整

HV 調整 4.5V 8bit


DAC 2.5V 10bit

discriminator の電圧閾値



可変な項目

# フロントエンド ASIC SPIROC







プリアンプの gain は以下の式に従う


$$\frac{V_{input}}{V_{out}} = \frac{C_f}{C_{input}}$$

High gain 10 - 100 倍  
Low gain 1 - 10 倍

**最終 (slow shaper 後) gain : 11 mV/1 p.e(160 fC)**



# 読み出しエレキ 読み出し方法



アナログ波形の波高情報を  
電圧としてコンデンサに保存

どのチャンネルの電圧を  
出力するか選択する

一つの ADC で順番に  
全てのチャンネルの電圧を  
A/D 変換する