

# 高集積化フロントエンドのトレンド ~CMOSピクセル・放射線耐性~

University of Bonn

岸下 徹一

[kisisita@physik.uni-bonn.de](mailto:kisisita@physik.uni-bonn.de)

✓ Introduction (自己紹介)

✓ ハイブリッドピクセル検出器 (HEP Tracker)

- Pixels@LHC

✓ (セミ) モノリシックピクセル検出器

- DEPFET

- Depleted MAPS

✓ テクノロジーのトレンド

- Smaller feature-size (TSMC 65 nm CMOS)

etc...


# Bonn大学における研究状況

Group Prof. Norbert Wermes



高エネルギー実験用のfront-end ASIC及び  
ピクセル検出器の開発で中心的な役割


## ATLAS



- FE-I3, FE-I4 chip design
- Hybrid pixel detector, bump
- IBL module production
- Diamond detector
- 3D sensor, TSV technology

## Belle II

- DHP chip design
- PXD module testing
- DEPFET sensor testing



Borrowed from home page

## ASIC design

Our group is developing full custom chips since 1994. Up to now, more than 40 designs have been submitted and successfully tested. They vary from simple transistor test structures to full readout chips for silicon strip and pixel detectors. At the moment, we are working on 8 workstations with the CADENCE software using different CMOS technologies. Further down this page lists the designs starting with the most recent submissions.

アナログfront-endデザインを中心となって進めている

# ハイブリッドピクセル検出器


- + **good S/N** ← fully depleted
- + **fast R/O** → ~ns time stamp
- **radiation length** → 3.5%  $x/X_0$
- **spatial resolution** → ~10  $\mu\text{m}$
- **bump bonding**

# LHCにおけるピクセル検出器の現状

## ハイブリッドピクセル検出器 (state of the art)

sensorとASICは別プロセス


first use in 1992, OmegaD ( $10^3$  pixels)



シリコンピクセル検出器


フリップチップ  
バンプボンディング

フロントエンドASIC




ATLAS

~1.8 m<sup>2</sup>, 50x400 um<sup>2</sup> cells, 80x10<sup>6</sup> pixels



CMS

~1m<sup>2</sup>, 100x150um<sup>2</sup> cells, 33x10<sup>6</sup> pixels




ALICE

~0.2 m<sup>2</sup>, 50x450 um<sup>2</sup> cells, 10x10<sup>6</sup> pixels

全実験でInnermost layerにハイブリッドピクセルを使用

# ATLASシリコンピクセル検出器





## Siセンサー

- ✓  $50 \times 400 \text{ um}^2$ , 250 um thickness
- ✓ n+ pixel on n- material
- ✓ rad-hard ( $10^{15} \text{ n}_{\text{eq}}$ , 80 Mrad)
- ✓ p- after irradi. (can be operated partially depleted)

## ハイブリッドプロセス


- ✓ PbSn or In bumping (wafer scale)
- ✓ IC wafers thinned after bumping to  $\sim 180 \text{ um}$



# ハイブリッドピクセルの読み出し原理

センサーで電荷生成→フロントエンドASICで信号処理

各BX time間のヒット信号を保持 (dig./ana.)  
トリガー同期のヒットピクセル読み出し



✓PNダイオード→ $Q_{\text{signal}}$

✓センサーに最適化したFront-end ASICで信号増幅+波形整形

(ピクセル電極と読み出し回路を bumps bonding で接続)

✓各ピクセルのヒット情報を保持(アドレス、電荷、時間情報)

✓End of Columnロジック(トリガー待機)

✓カラム読み出し

end of column  
storage & logic

- アドレス
- 電荷 (ToT)
- 時間情報

# ATLASフロントエンドASIC: FE-I3

複数のプロセスで試作(DMILL, BiCMOS)

✓0.25  $\mu\text{m}$  CMOSプロセス

✓80 Mrad,  $10^{15}$   $n_{\text{eq}}/\text{cm}^2$

## Pixel cell

✓ピクセルサイズ:  $50 \times 400 \mu\text{m}^2$

✓18 column  $\times$  160 rows = 2880 cells

✓各ピクセルにCSA, zero-suppression

✓低消費電力:  $\sim 50 \mu\text{W}/\text{pix}$

✓低雑音:  $\sim 250 e^-$


✓閾値のばらつき:  $\sim 70e^-$  (after tuning)

## End of columnロジック

✓40 MHz clockでタイムスタンプ

✓データバッファリング( $2.5 \mu\text{s}$  trigger latency)

✓ヒットセレクション






# IBL (Insertable B-Layer)

Innermost layerに4層目を追加(nearest BX layer)

$V_{depl.} \sim 10V$ , spatial resolution as for planar pixels ( $\sim 12 \mu m$ )

## 2種類のセンサーを採用



Planar sensor (n-in-n)	3D sensors (n-in-p)
200 $\mu m$ thickness	230 $\mu m$ thickness
inactive edge <250 $\mu m$ (minimize gaps in $\eta$ , no overlap)	inactive edge 200 $\mu m$
low Q generated after irradiation → low threshold operation and high HV	low depletion voltage (<180V) even after high doses
<b>cheaper and easier to fabricate</b>	<b>electrode orientation suitable for highly inclined tracks</b>




Stanford, SINTEF(Oslo), IRST(Trieste), CNM(Barcelona)

## フロントエンドASICも改良(FE-I4)

- ✓250 nm → 130 nm CMOS
- ✓ピクセルサイズ:  $50 \times 400 \mu m^2$   
→  $50 \times 250 \mu m^2$
- ✓データレート: 40 Mb/s → 160 Mb/s
- ✓ローカルバッファを採用
- ✓(Serial powering)




“ATLASはデジタル, CMSはアナログ”アーキテクチャ




N. Wermes

- ✓ Integration of signal charge by **charge sensitive amplifier**
- ✓ Pulse shaping with **constant current feedback**
- ✓ Hit detection by comparator
- ✓ ~5 bit analog info. via **“time over threshold”** (small time walk with small Q)
- ✓ storage of **address and time stamps** in RAM at the periphery

## アナログブロック




- ✓0.25  $\mu\text{m}$  CMOS
- ✓pixel size:  $100 \times 150 \mu\text{m}^2$
- ✓CSA, Shaper, Sample/hold, comparator
- ✓251 fets per pix
- ✓ $52 \times 80 = 4160$  pixels



- ✓5 clock cycleで11ビットのアドレス情報をエンコード (6 levels)
- ✓1 clock cycleでアナログ波高値

## FEへの影響

✓ゲート酸化膜への電荷蓄積



✓界面トラップ (Si-SiO<sub>2</sub>)


✓STI

トランジスタの $V_{th}$  shift (good in DSM,

$d_{ox} < 10$  nm but larger gate leak),

leakage current → ELT

SEU (ビット反転) → DICE SRAM



## センサーへの影響

バルクダメージ(NIEL)

✓change of doping concentration

→ "type inversion"

✓leakage current → noise, power

✓チャージトラップ → signal


サーフィスダメージ(IEL)

✓界面トラップ, SiO<sub>2</sub>への電荷蓄積

→ breakdown behavior

- Material Engineering-New Materials (work concluded)
  - Silicon Carbide (SiC), Gallium Nitride (GaN)
  - **diamond**
- Device Engineering (New Detector Designs)
  - p-type silicon detectors (n-in-p)
  - thin detectors
  - 3D detectors
  - Simulation of highly irradiated detectors
  - Semi 3D detectors and Stripixels

**trend:** n+ on n → n+ on p (FZ or MCZ)



## FZ Silicon Strip Sensors

Data from Gianluigi Casse et al. (Liverpool) presented on VERTEX 2008

- n-in-p (FZ), 300μm, 500V, 23GeV p
- n-in-p (FZ), 300μm, 500V, neutrons
- ⊠ n-in-p (FZ), 300μm, 500V, 26MeV p
- n-in-p (FZ), 300μm, 800V, 23GeV p
- n-in-p (FZ), 300μm, 800V, neutrons
- ⊠ n-in-p (FZ), 300μm, 800V, 26MeV p
- ▲ p-in-n (FZ), 300μm, 500V, 23GeV p
- △ p-in-n (FZ), 300μm, 500V, neutrons

@10<sup>16</sup>

7500

6000

2500

Double-sided 3D, 250 μm, simulation! [1]  
Diamond (pCVD), 500 μm [2] (RD42 data!)

3D Si simulation

p – FZ planar Si  
diamond

N.Wermes

↓  
**ATLAS DBM**

**note:** n<sub>eq</sub> (Si) normalization (correct for diamond?) & diamond better in S/N terms

## (セミ) モノリシックピクセル検出器

- + no bump bonding
- + very thin (50-75  $\mu\text{m}$ )  $\rightarrow$   $\sim 0.2\%$  x/X0
- + small pixel size (20-50  $\mu\text{m}$ )  $\rightarrow$   $\sim 1\mu\text{m}$  resolution
- + low power  $\rightarrow$  less cooling
- radiation hardness
- R/O speed

# モノリシックピクセルの読み出し原理

## 電荷生成と信号処理に共通のSi-sub.を用いる


- ✓PNダイオード →  $Q_{\text{signal}}$
- ✓sense node (transistor gate)
- ✓rowセレクト (row-wise selection)
- ✓column読み出し (column-wise R/O)
- ✓select/resetスイッチ



### CMOS active pixels (MAPS)

- ✓電荷収集と駆動+信号処理回路が同じ基盤上に配置

### DEPFET pixels (セミモノリシック)

- ✓初段FETを完全空乏化したバルク上に配置
- ✓駆動+信号処理のASICはマトリックスの側面に配置





✓初段FETにPMOS (完全空乏化したバルク上に配置)

- ピクセルサイズ：小
- driftによる電荷収集(fast collection, large signal)

✓Internal gate (IG): n-implant, potential min. for e<sup>-</sup>

✓IGに蓄積された電荷に応じてドレイン電流が変化

- low C<sub>det</sub> + amp. → 低雑音

✓蓄積電荷をパンチスルー効果によって除去

- 余分なresetが必要(non-commercial process)

✓FETは電荷収集時はOFF

- 低消費電力

✓電流信号をフロントエンドASICで処理

- マトリックス駆動用ASIC+信号処理ASIC (CDS) が必須


>10 yrs R&D Collaboration: Aachen, Bonn, Heidelberg, MPI Munich, Karlsruhe, Plaque, Valencia



# 電圧読み出し vs. 電流読み出し

## 電圧読み出し(ソース)

Q<sub>in</sub> on internal gate




$$\Delta U \sim \frac{Q_{in}}{C_g}$$

$$\tau = 2.2 \times \frac{C_L \cdot (1 + C_{gs}/C_{gd})}{g_m} \sim \mu s$$

✓C<sub>gs</sub>, C<sub>gd</sub>はゲインとスピードのトレードオフ

✓C<sub>L</sub>が立ち上がり時間に影響

## 電流読み出し(ドレイン)



電圧は一定

$$\Delta I \sim \frac{Q_{in}}{C_{gd} + C_{gs}} \times g_m \quad \tau = \text{very small}$$

✓ドレイン電圧が一定なので**高速読み出しが可能**

(virtual ground, R<sub>drain</sub>とgate settling timeでリミット)


**Belle II用Depfetは電流読み出しを採用**

# DEPFETフロントエンドASIC (Belle II)

## マトリックスの駆動/読み出しに3種類のASICを用いる



- センサー部の厚さは75  $\mu\text{m}$ , 周辺部は450  $\mu\text{m}$  @MPP
- ASICはセンサーサブストレートに bumps ボンド **DCD-B**
- **10 Mrad (5 yr)**

### SWITCHER-B




- ✓AMS HV 180 nm CMOS
- ✓Univ. Heidelberg
- ✓速い駆動信号を供給 ( $C_d \sim 50 \text{ pF}$ )
- ✓信号クリア用高電圧信号生成 ( $\sim 20 \text{ V}$ )

total area: 0.014 m<sup>2</sup>



- ✓UMC 180 nm CMOS
- ✓Univ. Heidelberg
- ✓Current Receiv. (TIA)+ ADC
- ✓low Noise & fast settling ( $R_s=200\Omega$ ,  $C_d=50 \text{ pF}$ )
- ✓10 Mサンプル/s
- ✓256チャンネル


### DHPT




- ✓TSMC 65 nm CMOS
- ✓Univ. Bonn
- ✓SW, DCDへのクロック供給
- ✓Zero-Suppression
- ✓G-bitデータリンク

Design review in Oct. 2014 → final submission in 2015!

## “スタンダード3T”



- ✓ eliminate: base levels, 1/f noise, fixed pattern noise
- ✓ do this either offline-> slow or on-chip R&D



✓センサーと読み出しを同じSiウェハーに形成

- commercial CMOSプロセス(安価)

✓low-dopedエピタキシャル層で電荷生成  
(10-15 um, e.g., AMS 0.35 μm)

- MIP signal < 1000 e- → 低雑音読み出しが課題

✓拡散による電荷収集(~100 ns)

(p-well, sub.による散乱、n-well/epiで収集)

→信号が複数ピクセルに分布

✓NMOSのみをエレキに使用

(n-well/epiがcollection node)


✓小ピクセルサイズ (20-30umピッチ)

→spatial resolution < 2 um

✓Large detector → 19.4x17.4 mm<sup>2</sup> (1 Mpix)

# MAPS-epi テクノロジーの現状(@STAR)

## 初のMAPSベースのtracker (Strasbourg+LBNL, >15 yrs R&D)



Courtesy of M. Szelezniak, HICforFAIR Workshop 2014



### MIMOSA28

- ✓ ピクセルサイズ:  $20.7 \times 20.7 \mu\text{m}^2$ , 厚さ:  $50 \mu\text{m}$
- ✓ 400 sensors, 356 Mpixels,  $\sim 0.15 \text{ m}^2$
- ✓ 20 to 90 krad/yr
- ✓  $2 \times 10^{11}$  to  $10^{12} \text{ n}_{\text{eq}}/\text{cm}^2$
- ✓ 室温で動作
- ✓ 積分時間:  $185 \mu\text{s}$

# 最近のMAPS開発の現状


**trend: epi → high-R sub., CMOS electronics**

Signal charge & time resolution →

		Charge collection by drift		
		No	Yes	
		Epi-layer or bulk CMOS	High voltage technology	High resistive substrate
In-pixel signal processing ↑	Full CMOS in pixel area	Yes	“INMAPS”	D-MAPS
	No	Std. MAPS	HV-MAPS	“LePIX”


Leading institutes: Heidelberg, Bonn, CPPM, Strasburg

extended deep-Nwell collecting electrode (STM 130 nm triple well cmos)  
complete signal processing chain  
Pavia, Bergamo, Pisa: V. Re, G. Rizzo et al.



epi with deep p-well (RAL, UBirmingham...)  
quadrupel well 0.18 um CMOS  
to shield the n-wells that contains PMOS  
deep-p cannot be made too small

**HV-MAPS**




high resistive sub. (UHeidelberg), CCPD  
HV-CMOS 0.18 μm, working up to  $10^{15} \text{ cm}^{-2}$

# MAPS-SOIテクノロジー(OKI/Rapis)

✓ハンドルウェハーをセンサーに使用

✓読み出しをBOX層の上に配置

→本当の意味でのモノリシックピクセル...



borrowed from Miyoshi-san, TWEPP-2014

## Targets

- High-Energy Physics
- X-ray astronomy
- Material science
- Non-Destructive inspection
- Medical application

## The features of SOI monolithic pixel sensor


- No mechanical bump bonding. Fabricated with semiconductor process only
- Fully depleted (thick & thin) sensing region
  - with low sense node capacitance ( $\sim 10$  fF@ $17 \mu\text{m}$  pixel)  $\rightarrow$  high sensor gain
- SOI-CMOS; Analog and digital circuit can be closer  $\rightarrow$  smaller pixel size
- Wide temperature range (1-570K)
- Low single event cross section
- Technology based on industry standards; cost benefit

✓センサー/エレキのカップリング

→ charge injection from CMOS swing

✓BOX層への正電荷蓄積によるVthシフト

## XFAB 180 nm HV SOI CMOSプロセス



Feature size: 180 nm  
Supply rail: 1.8 V  
p-type bulk, 4 metal layers  
Resistivity: ~100 Ω cm  
High voltage: ~several 100 V

Thickness:  
gate oxide: 4.1 nm  
BOX: 1 μm  
Chip: 300 μm  
Distance from Gate to BOX: 3 μm

- ✓ BOX isolates electronics part from the sensor part
- ✓ full depletion possible → fast & high signals  $d \sim \sqrt{\rho \cdot V}$
- ✓ full CMOS electronics (CSA, shaper etc. if needed)
- ✓ theoretically rad-hard (less SEU) + separated with HV-layers

No BOX effects to FETs, sensor optimization is necessary, e.g.,  $I_{leak}$

# HEPに要求される放射線耐性

Innermost pixel layer

higher lumi. & radiation → smaller pixel

	BX time	Particle rate	Fluence	Ion. dose
	ns	MHz/cm <sup>2</sup>	n <sub>eq</sub> /cm <sup>2</sup> per lifetime*	kGy per lifetime
LHC(10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	100	10 <sup>15</sup>	790
HL-LHC(10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	25	1000	>10 <sup>16</sup>	5000
SuperBF(10 <sup>35</sup> cm <sup>-2</sup> s <sup>-1</sup> )	2	40	~3×10 <sup>12</sup>	100
ILC(10 <sup>34</sup> cm <sup>-2</sup> s <sup>-1</sup> )	350	25	10 <sup>12</sup>	4
RHIC(8×10 <sup>27</sup> cm <sup>-2</sup> s <sup>-1</sup> )	110	0.38	1.5×10 <sup>13</sup>	8


\*lifetime: LHC, HL-LHC for 7yrs, ILC for 10 yrs, others for 5 yrs

## モノリシックピクセル

- ✓lower rates 😞
- ✓lower radiation 😞
- ✓less power 😊
- ✓less material 😊
- ✓smaller pixel 😊

## ハイブリッドピクセル

- ✓higher rates 😊
- ✓higher radiation 😊
- ✓more power 😞
- ✓more material 😞
- ✓bigger pixel 😞






# テクノロジーのトレンド


- ✓ 3D integration
- ✓ CCPD (Charge Coupled Pixel Detector)
- ✓ 65 nm CMOS

# 3D Integration

## Detector physicists' dream...



## Tapered Side Wall TSV (Through Silicon Via) @IZM, Berlin




- ✓チップを積層(analog, digital)
- ✓各layerで異なるTechnologyを使用可能

(BiCMOS, SiGe, opto)

- ✓reduced R, L, and C → speed
- ✓reduced interconnect power, x-talk
- ✓reduce pixel size



first initiative from Fermilab → France, Germany following...






# Capacitive Coupled Pixel Detector (CCPD)

## bumpless hybrid approach


- ✓“in-house”
- ✓non-conducting glue



I. Peric



## Moore's Law – chips, accelerators, fusion...



## HEPでの要求

- ✓小ピクセル化
- ✓低消費電力
- ✓高速信号処理
- ✓more “intelligence” in each pixel
- ✓放射線耐性

65-nm CMOSが主流になりつつある



## 開発における課題

- ✓Expensive...
- ✓低電源(😞アナログデザイン)
- ✓ゲート漏れ電流(tunneling)
- ✓デザインルール増(EGT not arrowed)
- ✓デザインの複雑化

(RD53: ATLAS, CMSのpixel FE)





**250 nm technology**  
pixel size  $400 \times 50 \mu\text{m}^2$   
3.5 mil. transistors




**130 nm technology**  
pixel size  $250 \times 50 \mu\text{m}^2$   
80 mil. transistors

**65 nm technology**  
pixel size  $125 \times 25 \mu\text{m}^2$   
~ 500 mil. transistors

# フロントエンドへの応用@BONN



M. Havranek



- **CSA+comparator**
- **TDAC**
- **8 bit counter**
- **config. register**
- **mask, HitOr**

	<b>FE-I4</b>	<b>FE-T65-1</b>
<b>Technology</b>	130 nm	65 nm
<b>Pixel size</b>	250 × 50 μm <sup>2</sup>	180 × 25 μm <sup>2</sup>
<b>Dimensions of analog part</b>	156 × 50 μm <sup>2</sup>	59 × 25 μm <sup>2</sup>
<b>Charge sensitive amplifier</b>	2 stages	1 stage
<b>Comparator</b>	continuous	continuous /dynamic
<b>Analog power consumption</b>	21.9 μW / pixel	10.6 μW (18 μW) / pixel
<b>Analog power density</b>	1.75 mW / mm <sup>2</sup>	<b>2.36 mW / mm<sup>2</sup> (4 mW / mm<sup>2</sup>)</b>

not final design...



✓FE-I4と同性能

✓ピクセル面積1/4



# 超低消費電力ADCデザイン

**Conventional ADCs are power consuming...**

**→ SC circuit + dynamic comparator + small cap.**



*DAC layout with metals*




<b>Technology</b>	<b>65 nm CMOS, 9 metals</b>
<b>Supply voltage</b>	<b>1.2 V Core &amp; 1.8 V IO</b>
<b>Number of Channels</b>	<b>8 ch (4 ch asynch.+4 ch synchron.)</b>
<b>Input range, resolution</b>	<b>0-1.2 V/0.3-0.9 V with 8 bits</b>
<b>Area (1 ch, typical)</b>	<b>40 μm x 70 μm (unoptimized)</b>
<b>Power (asynch.)</b>	<b>4 uW@1MS/s, 38 uW@10MS/s</b>

3D integration, MAPS, photon counting...

# 65 nmプロセスの放射線耐性


borrowed from CERN group

core NMOS, leakage current



130 nm

F.Faccio et al., "Radiation-induced edge effects in deep submicron CMOS transistors", IEEE Tr. Nucl. Sci. 2005



65 nm

- ✓ a rebound effect is visible in 130 nm
- ✓ all 130 nm devices are peaking at ~100 nA
- ✓ small W devices increase  $I_{leak}$  by 2 orders of magnitude
- ✓  $I_{leak}$  is ~1 nA@136 Mrad

lower  $V_{th}$  shift than 130 nm (core FET)

## ハイブリッドピクセル needs heavy R&D on sensor materials, ICs and modules, 3D integ.

- ✓state of art, 技術的には成熟
- ✓sensorとエレキを別々に選べる
- ✓rad-hard OK
- ✓production yieldの問題, アセンブリーが大変, 複雑なオペレーション(many modules)
- ✓比較的高価 (50-100 EUR/cm<sup>2</sup>)←innermost layerならOK
- ✓smaller pixel →50 x 50 um<sup>2</sup> with smaller feature-sized technology (65 nm CMOS)

## モノリシックピクセル needs heavy R&D on full CMOS integration, radiation tolerance

- ✓技術的にはこれから(rad-hard, sensor propertyはprocess optionに依存)
- ✓大面積を安価に実現できる可能性(commercial CMOS, no bump, <10 EUR/cm<sup>2</sup>)
- ✓3D integrationが実現できればより高速かつ、intelligentなpixel検出器が可能
- ✓Monolithic for ILC; MAPS, DEPFET, new tech. like SOI pix, a-Si:H pixels

## Next challenge

- ✓HL-LHC radiation tolerance up to 10<sup>16</sup>n<sub>eq</sub>/cm<sup>2</sup>→新しいセンサー (diamond, 3D)
- ✓light weight→less power, new cooling, new mechanism
- ✓data band width: 40MHz→GHz