

ATLAS ITkモジュール量産に おける性能評価システムの開発


KEK/QUP 板橋浩介

On behalf of the ATLAS ITk Pixel group

ATLAS実験：新粒子探索、標準理論の精密測定


ハドロン衝突型加速器の大型改造計画(High Luminosity LHC: HL-LHC)に合わせて
ATLAS検出器の入れ替え (ID → ITk)

現存の Inner Detector (ID)




積分ルミノシティ $\sim 300 \text{ fm}^{-1}$

~2029




現在製造中の Inner Tracker (ITk)





積分ルミノシティ $\sim 4000 \text{ fm}^{-1}$

ITk detector design



ITk module design


Planar : Quad module (single sensor)



Larger coverage area :

- Pixel : ID = $2.7 \text{ m}^2 \rightarrow \text{ITk} = 8.2 \text{ m}^2$
- Strip : ID = $34 \text{ m}^2 \rightarrow \text{ITk} = 165 \text{ m}^2$

Higher Forward coverage : $\eta = 2.4 \rightarrow 4.0$



現在 ↓




2024/4 mass production開始

ITk pixel ~10000 modules

日本 : 2200 modules (+600)

- **Outer Barrel (OB) : 1350 modules (+600)**
- **Outer Endcaps (OE) : 850modules**



林REPIC(千葉県館山市)でITk 生産サイトを立ち上げ モジュールの組み立てから性能評価までほとんど対応

Assembly Working Desk




Microscope System



Climate Chamber



3x CoolingBoxes (installed)
→ Inflated up to 7 boxes for production.



X-ray Setup


Preproduction
現在1 module/日
でモジュール生産中
→ 3 modules/日
に拡張予定

Wirebonding




(in a separated Sector)

WB Pull Testing





~45 m² (rented)

4ch Stability Test / Thermal Conductivity Test
(System currently at CERN: to be installed)








Mass production
7 modules/日



Pixel matrix 400 × 384
152800 pixels per chip

Assembly






Glue
Araldite 2011 (epoxy)

Flex (裏面)


Flexの裏面にGlueを貼り付け






接着




ITk pixel module (ITkPixV1.1)






ワイヤーボンディングマシン




Module production Process




温度サイクルチェンバー




Grafana








13 moduleの収納可能




- REPICからCERNに着くまでの期間: 約1か月
 → (輸送期間)1週間 + (手続き期間) 前後1週間
 輸送頻度: 月1回
- 140 modules/month (7 modules/day)
 - 10-11 cases (13 modules / 輸送ケース)


Visual Inspection




- ✓ モジュールの形状測定(厚さ、幅)
- ✓ モジュールの外部損傷測定
- ✓ Wire bondingの確認



Module electrical test




Cooling Box中





Module readout system

Database




LocalDB Test results



ATLAS FE chip

- Chip size : $20 \times 20 \text{ mm}^2$
- Pixel size : $50 \times 50 \mu\text{m}^2$
- Pixel matrix 400×384
- 152800 pixels per chip
- Data bandwidth $4 \times 1.28 \text{ Gbit/s}$
- Data encoding 64b66b



モジュールテスト環境:

電源供給条件(MPOD電源)

LV : $I = 5.88 \text{ A}$ (定電流), $V \sim 2.3 \text{ V}$

HV : $V = -80 \text{ V}$ (定電圧), $I \sim \text{数}10 \text{ nA}$




Module readout system

Xilinx KC705






FPGA board

Ohio Multi Module Adapter




Adapter Cards

ITk module : Shunt LDOレギュレータ (SLDO)を並列に接続した定電流動作
 → 入力電流を設計値以上に増やせないことで放熱量を抑制



電流と電圧のマルチプレクサ(IMUX/VMUX)は ADC の入力に供給
 VMUX : 25電圧チャンネル (VDDA,VDDD,)
 VMUX,IMUX, NTC(温度モニター)の出力を確認(Analog readback test)





Analog to Digital Converter



VMUX and VMUX pad

Analog voltage multiplexer




IMUX and IMUX pad

Analog current multiplexer






Before tuning
閾値分布



After tuning
閾値分布



Injection Charge (Q)と応答率の
相関分布を(s-curve)フィッティング
→ 中央値から閾値を導出


Source scan

X線照射により生じた電荷を測定




Disconnected bump scan

クロストークの性質を利用してバン
プ剥がれを評価

X-ray Setup






剥がれ







- 生産レート(7 modules/days)
 - 時間的制約 (9時～17時 : 計8時間)
 - Electrical test = 1 module ~3時間 × 2 (25°C/−15°C) × 3回 > 8 時間
 - Wirebonding+ pull test = 2~3時間/module × 7 module/days > 8時間
 - Visual inspection(写真撮影+解析) : ステップが多く 7module/daysは厳しい
 - 作業スペースの制約(45m²)
 - CoolingBox (electrical test system) : 3 → 7

➤ Module Failed (~10/80 modules)



- 加速器の大型改造(HL-LHC)に向けて内部検出器をアップグレード(ITk検出器) → 日本グループは2200モジュールを製造予定。
- ITk productionに向けて林REPICで生産ラインを確立 → Pre-Productionでのモジュール生産の着手開始
- AssembleからElectricalテスト, thermal cycleのテスト環境は整っている
- 生産レートを向上に向けてCoolingBoxの増設、およびプロダクションサイトの増設(KEK,九州大、阪大 etc.)



1割ぐらいのモジュールがelectrical testで失敗


- DAQシステムがまだ不完全
- Module起因か読み出しの問題か？

- ▶ Quantity of the assembly jig determines the production rate.
 - ▶ At present only 1 kit present → 1 modules / day w/o cooling block
 - ▶ Arrival of jigs for cooling block assembly + WB protection expected in Oct → 3 modules / day.
- ▶ **Wirebonding** may become a bottleneck for producing 7 modules / day.
 - ▶ Takes ~3 hours for sum of (WB + pull test) per module.
 - May speed-up by 20% with experience.
 - ▶ Mitigation: dropping the pull test will help.
 - ▶ For pre-production (3 modules / day), this is not a bottleneck.
- ▶ The Microscope system (visual insp., metrology) will **likely** become a bottleneck for supporting 7 modules / day.
 - ▶ Mitigation: Demanded lighter photo-taking system (by a camera: in development) for unloading some fraction of tasks.
- ▶ The climate chamber is likely **not** a bottleneck, assuming hosting 8 modules at once.
 - ▶ We have a spare: possible to use 2nd climate chamber if this is needed.


- ▶ The electrical testing system (CoolingBox) **is a bottleneck for Pre-production.**
 - ▶ Already installed 3 boxes, fully asynchronous operation (debug time loss minimized).
 - ▶ Turned out that allocating **1 box / module / day is insufficient** for the entire pre-production menu.
 - ▶ Even with the best case scenario (100% duty factor), most likely needing to commission additional boxes (ultimately 7 boxes in total).
 - ▶ Parts were already prepared, but **power/data boards are short.**
- ▶ **Separate stability testing system** is needed to avoid bottleneck.
 - ▶ System is currently at CERN. Its assembly recently completed, but commissioning and qualification needs to come after its arrival at Japan in October. Realistic starting of operation not before December.
 - ▶ Is the additional 20h stability test (on top of ~30h of nominal testing) really **gaining anything?**
- ▶ How many CoolingBoxes are needed for supporting 7 modules / day production operation in order to avoid bottleneck **strongly** depends on the **final menu** of electrical testing.
 - ▶ We are very close to getting to the resource limit (room areas).
 - ▶ Should carefully build-up the testing time against its merit.
- ▶ The allocated (rented) clean room area (~45m²) can become a bottleneck.

3~4 hour testing × 2 cycle (warm/cold)

Pre-production Flow / Organization in Japan




Electrical QC Process



MUX Readout @ REPIC


FW&SW: [Git link](#)
 Board: [Git link](#)





1. Glueの貼り付け





Flexの裏面にGlueを貼り付け



2. 接着



3. 硬化



Module
(Flex + BareModule)


Wirebonding





WB Pull Testing






Wire bonding前




Wire bonding後




温度サイクルチェンバー



Grafana



現pixel検出器は $\sim -35^{\circ}\text{C}$ で運用(漏れ電流抑制)、
 V_{NTC} を測定
 Steinhart-Hart式により温度値に変換



ATLAS FE chip



Chip size : $20 \times 20 \text{ mm}^2$

Pixel size : $50 \times 50 \text{ } \mu\text{m}^2$



Pixel matrix 400×384

Data bandwidth $4 \times 1.28 \text{ Gbit/s}$



Data encoding 64b66b




Before tuning



- ~ 10000 modules needed for ITk
- L0: triplets for barrel (linear) and ring (round)
- L1-4: common quad modules everywhere
 - Quad PCB: 3 copper layers at ~250 μm thickness





Linear RD53A triplet module




First ITkPixV1 digital quad module on prot



- ~ 10000 modules needed for ITk
- L0: triplets for barrel (linear) and ring (round)
- L1-4: common quad modules everywhere
 - Quad PCB: 3 copper layers at ~250 μm thickness




Linear RD53A triplet module



First ITkPixV1 digital quad module on prot




Pull tests



- Each break force > 5 g at least
 - Mean break force > 8 g
 - StdDev < 15%
- All satisfied

(Note)

Almost half of break type was wire break ...
 However it's reasonable considering the low wire height of < 600 um with the pad distance of 3—4 mm.
 (discussed in Flex Attach meeting on 23/May)



Quantity of the assembly jig determines the production rate.

- ▶ At present only 1 kit present → 1 modules / day w/o cooling block
- ▶ Arrival of jigs for cooling block assembly + WB protection expected in Oct → 3 modules / day.
- ▶ Wirebonding may become a bottleneck for producing 7 modules / day.
- ▶ Takes ~3 hours for sum of (WB + pull test) per module.
→ May speed-up by 20% with experience.
- ▶ Mitigation: dropping the pull test will help.
- ▶ For pre-production (3 modules / day), this is not a bottleneck.
- ▶ The Microscope system (visual insp., metrology) will likely become a bottleneck for supporting 7 modules / day.
- ▶ Mitigation: Demanded lighter photo-taking system (by a camera: in development) for unloading some fraction of tasks.
- ▶ The climate chamber is likely not a bottleneck, assuming hosting 8 modules at once.
- ▶ We have a spare: possible to use 2nd climate chamber if this is needed.

The electrical testing system (CoolingBox) is a bottleneck for Pre-production.

- ▶ Already installed 3 boxes, fully asynchronous operation (debug time loss minimized).
- ▶ Turned out that allocating 1 box / module / day is insufficient for the entire pre-production menu.
- ▶ Even with the best case scenario (100% duty factor), most likely needing to commission additional boxes (ultimately 7 boxes in total).
- ▶ Parts were already prepared, but power/data boards are short.
- ▶ Separate stability testing system is needed to avoid bottleneck.
- ▶ System is currently at CERN. Its assembly recently completed, but commissioning and qualification needs to come after its arrival at Japan in October. Realistic starting of operation not before December.
- ▶ Is the additional 20h stability test (on top of ~30h of nominal testing) really gaining anything?
- ▶ How many CoolingBoxes are needed for supporting 7 modules / day production operation in order to avoid bottleneck strongly depends on the final menu of electrical testing.
- ▶ We are very close to getting to the resource limit (room areas).
- ▶ Should carefully build-up the testing time against its merit.
- ▶ The allocated (rented) clean room area (~45m²) can become a bottleneck.