

ATLAS ITkモジュール量産に おける性能評価システムの開発

KEK/QUP 板橋浩介 On behalf of the ATLAS ITk Pixel group

2023/11/20



2023/11/20

HL-LHC ATLAS Experiment

ATLAS実験:新粒子探索、標準理論の精密測定

ハドロン衝突型加速器の大型改造計画(High Luminosity LHC: HL-LHC)に合わせて ATLAS検出器の入れ替え (ID → ITk)



現在製造中のInner Tracker (ITk) Strip Barrel Strip Endcap Pixel Endcap Pixel Outer Barrel Pixel Inner Layers

積分ルミノシティ~4000 fm⁻¹



ITk detector and ITk module

ITk detector design

ITk module design



Larger coverage area :

- Pixel : ID =2.7 m² \rightarrow ITk=8.2 m²
- Strip : ID=34 m² \rightarrow ITk=165 m²

Higher Forward coverage : $\eta\text{=}2.4\rightarrow4.0$



2023/11/20

計測システム研究会2023

Production Plan for ITk detector



2024/4 mass production開始

ITk pixel ~ 10000 modules

- 日本: 2200 modules (+600)
- Outer Barrel (OB) : 1350 modules (+600)
- Outer Endcaps (OE) : 850modules



ATLAS J



ITk production site at JAPAN

林REPIC(千葉県館山市)でITk 生産サイトを立ち上げ モジュールの組み立てから性能評価までほとんど対応







計測システム研究会2023

2023/11/20





2023/11/20





2023/11/20





温度サイクルチェンバー



2023/11/20



13 moduleの収納可能

REPICからCERNに着くまでの期間:約1か月 → (輸送期間)1週間 +(手続き期間) 前後1週間 輸送頻度:月1回

- 140 modules/month (7 modules/day)
- 10-11 cases (13 modules /輸送ケース)

Visual Inspection



Electrical module test system



Electrical module test system







Readout Chip and test environment



ATLAS FE chip

- Chip size : $20 \times 20 \text{ mm}^2$
- Pixel size : $50 \times 50 \ \mu m^2$
- Pixel matrix 400×384
- 152800 pixels per chip
- Data bandwidth 4×1.28 Gbit/s
- Data encoding 64b66b

Ohio Multi Module Adapter

モジュールテスト環境: 電源供給条件(MPOD電源) LV:I=5.88A(定電流), V ~ 2.3 V HV:V=-80V(定電圧), I ~ 数10 nA Module readout system



FPGA bord

Xilinx KC705

Adapter Cards

2023/11/20



Shunt Low DropOut (SLDO) regulator

ITk module : Shunt LDOレギュレータ(SLDO)を並列に接続した定電流動作
→入力電流を設計値以上に増やせないことで放熱量を抑制



2023/11/20



Chip sensing and monitoring

電流と電圧のマルチプレクサ(IMUX/VMUX)は ADC の入力に供給 VMUX:25電圧チャンネル (VDDA,VDDD,) VMUX,IMUX, NTC(温度モニター)の出力を確認(Analog readback test)



Analog to Digital Converter

VMUX and VMUX pad Analog voltage multiplexer IMUX and IMUX pad Analog current multiplexer









Disconnected/bumped failed Scan

Source scan

X線照射により生じた電荷を測定

Disconnected bump scan

クロストークの性質を利用してバン プ剥がれを評価





Issue for ITk mass production

- ▶ 生産レート(7 modules/days)
 - · 時間的制約 (9時~17時:計8時間)
 - Electrical test = 1 module ~3時間 × 2 (25°C/-15°C) ×3回 > 8 時間
 - Wirebonding+ pull test = 2~3時間/module × 7 module/days > 8時間
 - Visual inspection(写真撮影+解析):ステップが多く7module/daysは厳しい
 - ・ 作業スペースの制約(45m²)
 - CoolingBox (electrical test system) : $3 \rightarrow 7$
- Module Failed (~10/80 modules)









- ・ 加速器の大型改造(HL-LHC)に向けて内部検出器をアップグレード(ITk 検出器)→日本グループは2200モジュールを製造予定。
- ITk productionに向けて林REPICで生産ラインを確立→Pre-Productionでのモジュール生産の着手開始
- ・ AssembleからElectricalテスト,thermal cycleのテスト環境は整っている
- 生産レートを向上に向けてCoolingBoxの増設、およびプロダクションサイトの増設(KEK,九州大、阪大 etc.)





Failed modules







1割ぐらいのモジュールがelectrical testで失敗

- DAQシステムがまだ不完全
- Module起因か読み出しの問題か?



Hayashi REPIC bottlenecs

- Quantity of the assembly jig determines the production rate.
 - At present only 1 kit present → 1 modules / day w/o cooling block
 - Arrival of jigs for cooling block assebmly + WB protection expected in Oct → 3 modules / day.
- Wirebonding may become a bottleneck for producing 7 modules / day.
 - Takes ~3 hours for sum of (WB + pull test) per module.
 - \rightarrow May speed-up by 20% with experience.
 - Mitigation: dropping the pull test will help.
 - ► For pre-production (3 modules / day), this is not a bottleneck.
- The Microscope system (visual insp., metrology) will likely become a bottleneck for supporting 7 modules / day.
 - Mitigation: Demanded lighter photo-taking system (by a camera: in development) for unloading some fraction of tasks.
- The climate chamber is likely **not** a bottleneck, assuming hosting 8 modules at once.
 - We have a spare: possible to use 2nd climate chamber if this is needed.



Hayashi REPIC bottlenecs2

- The electrical testing system (CoolingBox) is a bottleneck for Pre-production.
 - Already installed 3 boxes, fully asynchronous operation (debug time loss minimized).
 - Turned out that allocating 1 box / module / day is insufficient for the entire pre-production menu.
 - Even with the best case scenario (100% duty factor), most likely needing to commission additional boxes (ultimately 7 boxes in total).
 - Parts were already prepared, but power/data boards are short.
- Separate stability testing system is needed to avoid bottleneck.
 - System is currently at CERN. Its assembly recently completed, but commissioning and qualification needs to come after its arrival at Japan in October. Realistic starting of opearation not before December.
 - Is the additional 20h stability test (on top of ~30h of nominal testing) really gaining anything?
- How many CoolingBoxes are needed for supporting 7 modules / day production operation in order to avoid bottleneck strongly depends on the final menu of electrical testing.
 - We are very close to getting to the resource limit (room areas).
 - Should carefully build-up the testing time against its merit.
- The allocated (rented) clean room area (~45m²) can become a bottleneck.



Electrical QC Test

Electrical QC Process







MUX Readout system

MUX Readout @ REPIC



2023/11/20



Module Production (assemble)

1. Glueの貼り付け



2. 接着

2023/11/20



Wire bonding Process

Wirebonding





GND

51

COD

2023/11/20



Thermal cycle

温度サイクルチェンバー

Lock

Key

CAUTION





現pixel検出器は~-35℃で運用(漏れ電流抑制)、 NTC電圧(V_{NTC})を測定 Steinhart-Hart式により温度値に変換



Electrical QC test



ATLAS FE chip Chip size : $20 \times 20 \text{ mm}^2$ Pixel size : $50 \times 50 \text{ µm}^2$ Pixel matrix 400×384 Data bandwidth $4 \times 1.28 \text{ Gbit/s}$ Data encoding 64b66b



Threshold Tuning and Noise Scan





Before tuning









- L0: triplets for barrel (linear) and ring (round)
- L1-4: common quad modules everywhere
- Module flex PCB designs being finalised

• Quad PCB: 3 copper layers at ${\sim}250\,\mu\text{m}$ thickness





Linear RD53A triplet module



First ITkPixV1 digital quad module on prote





- L0: triplets for barrel (linear) and ring (round)
- L1-4: common quad modules everywhere
- Module flex PCB designs being finalised

• Quad PCB: 3 copper layers at ${\sim}250\,\mu\text{m}$ thickness





Linear RD53A triplet module



First ITkPixV1 digital quad module on prote



Electrical QC test





2023/11/20



Pull tests



- Each break force > 5 g at least
- Mean break force > 8 g
- StdDev < 15%
- → All satisfied

(Note)

Almost half of break type was wire break \cdots However it's reasonable considering the low wire height of < 600 um with the pad distance of 3—4 mm. (discussed in Flex Attach meeting on 23/May)





Hayashi REPIC bottlenecs

Quantity of the assembly jig determines the production rate.

- At present only 1 kit present \rightarrow 1 modules / day w/o cooling block
- Arrival of jigs for cooling block assebmly + WB protection expected in Oct \rightarrow 3 modules / day.
- ► Wirebonding may become a bottleneck for producing 7 modules / day.
- ► Takes ~3 hours for sum of (WB + pull test) per module.
- \rightarrow May speed-up by 20% with experience.
- Mitigation: dropping the pull test will help.
- ► For pre-production (3 modules / day), this is not a bottleneck.
- The Microscope system (visual insp., metrology) will likely become a bottleneck for supporting 7 modules / day.
- Mitigation: Demanded lighter photo-taking system (by a camera: in development) for unloading some fraction of tasks.
- ► The climate chamber is likely not a bottleneck, assuming hosting 8 modules at once.
- ► We have a spare: possible to use 2nd climate chamber if this is needed.



Hayashi REPIC bottlenecs2

The electrical testing system (CoolingBox) is a bottleneck for Pre-production.

- ► Already installed 3 boxes, fully asynchronous operation (debug time loss minimized).
- ► Turned out that allocating 1 box / module / day is insufficient for the entire pre-production menu.
- ► Even with the best case scenario (100% duty factor), most likely needing to commission additional

boxes (ultimately 7 boxes in total).

- ▶ Parts were already prepared, but power/data boards are short.
- ► Separate stability testing system is needed to avoid bottleneck.
- ► System is currently at CERN. Its assembly recently completed, but commissioning and qualification needs to come after its arrival at Japan in October. Realistic starting of opearation not before December.
- ► Is the additional 20h stability test (on top of ~30h of nominal testing) really gaining anything?
- ► How many CoolingBoxes are needed for supporting 7 modules / day production operation in order to avoid bottleneck strongly depends on the final menu of electrical testing.
- We are very close to getting to the resource limit (room areas).
- ► Should carefully build-up the testing time against its merit.
- ► The allocated (rented) clean room area (~45m 2) can become a bottleneck.