

# Development of high rate MWPC and data compression function with FADC (II)

Nguyen Minh Truong (Osaka U.),

*Coworker: Masaharu Aoki(Osaka U.), Youichi Igarashi(KEK),  
Masatoshi Saito(KEK), Hiroaki Natori (KEK), Nguyen Duy Thong (Osaka U.)*

Open-It, Nov. 20<sup>th</sup>, 2014, at J-PARC




# Contents

- Motivation
- FADC readout board
  - + Original firmware design
  - + New firmware design
- Test new firmware design
- Summary

# Motivation

- MWPC will be used to take signal from DeeMe experiment


MWPC Signal



We want to see delay signal but the base line is not flats  
=> should use FADC board to readout signal

# Motivation


- In order to monitor beam off timing background, we want to read out data with time length as much as possible ( $\sim 80$  micro second)



Recode time length as long as possible


# Original Readout FADC board

10-bits 100-MHz FADC system developed by IGARASHI Youichi for TREK experiment



16 FADC  
(AD9216 100MHz)  
2input and 2output/  
1fadc

Spartan 6




- Data speed transfer is 20 events/ s → **dead time ~ 50ms**

+ 32 channels/event


+ 8192 sample points /channel

# Dead Time Of Original Firmware


(with 8192 sample point)




# Original Readout FADC board



First method



Second method



- To monitor cosmic rays background, the dead time of readout board should be small than 20ms but original firmware has a dead time of ~50ms

$$\Rightarrow \text{compression ratio} = \frac{\text{Data before compress}}{\text{Data after compress}} > 2.5$$

# New design for FADC board

- Fast data transfer → dead time < 20ms
- Moulder design
  - +Extensibility → User can easy modify for their experiment
  - +Easy for debug
- Multiple trigger:
  - +External trigger
  - +Self trigger
- Have slow control to control number of sample points, number of channels, threshold, ...
- Time stamp and Event tag to synchronize multiple FADC readout board



# Data format of FADC Readout board

Word	Event Format
0xFAFA	Begin of Event
0xF1F2	Byte order, 0xF1F2 = Big Endian, 0xF2F1 = Little Endian
0xA1A1 or 0xB1B1	Trigger type: 0xA1A1 = External trigger 0xB1B1 = Self trigger
10a <sup>7</sup> b <sup>7</sup>	a <sup>7</sup> = Header Format Version Code, b <sup>7</sup> = Firmware Version Code
10c <sup>14</sup>	c <sup>14</sup> = Module ID, lower 14-bits of module's IP address
10d <sup>14</sup>	d <sup>14</sup> e <sup>14</sup> = Local Event Number, total 28bits
10e <sup>14</sup>	
10f <sup>9</sup> g <sup>5</sup>	f <sup>9</sup> = reserved, g <sup>9</sup> = Event tag
10h <sup>14</sup>	h <sup>14</sup> i <sup>14</sup> j <sup>14</sup> k <sup>14</sup> = Local Time stamp, total 56 bits
10i <sup>14</sup>	
10j <sup>14</sup>	
10k <sup>14</sup>	
	Channel data format
0xFBFB	End of Event Data

Word	Channel Format
0xFFFFC	Start of Channel Data Block
0xFC01	Module ID
10l <sup>14</sup>	l <sup>14</sup> m <sup>14</sup> n <sup>14</sup> = Bit-Mask of Active channels
10m <sup>14</sup>	
10n <sup>14</sup>	
0xFFq <sup>8</sup>	Start of channel q <sup>8</sup> = channel number
	Compressor data format
0xFDFD	End of Channel
0xFFq <sup>8</sup>	Start of channel q <sup>8</sup> = channel number
	Compressor data format
0xFDFD	End of Channel
● ● ●	● ● ●
0xFFFFD	End of Channel Data Block


Comp.  
format

Comp.  
format

# Data format of compressor

<b>Begin of Compressor</b>	<b>0xFEFE</b>									
<b>Field size (raw data)</b>	0	0	0	0						
Raw next	1									
Raw data	x	x	x	x	x	x	x	x	x	x
Raw data next	1									
Raw data	x	x	x	x	x	x	x	x	x	x
End raw data	0									
<b>Field size(3-bits delta)</b>	0	0	1	1						
3-bits delta	x	x	x							
3-bits delta	x	x	x							
•••	•••	•••	•••							
<b>End of 3-bits delta</b>	1	0	0							
<b>Field size(n-bits delta)</b>	n	n	n	n						
n-bits delta	x	x	x	x	•••	x				
•••	x	x	x	x	•••	x				
<b>End of n bits delta</b>	1	0	0	0	•••	0				
<b>End of delta compressor stream</b>	1	1	1	1						
<b>End of Compressor</b>	<b>0xFEFD</b>									

# New design for FADC board




# Delta compression algorithm

Delta  $\Delta_{ADC} = ADC_{n+1} - ADC_n$

- +Calculate delta
- +Calculate delta average of some sample point
- +Decide how many bits to use for delta code



wave form




-original data:                    548        549        549        547        547        549

-delta compression data:        548        549        549        -2        0        2


# Compressor module




# Deltacoder Block Diagram



# Encoder Block Diagram



# Packer Block Diagram






# Test list of compression module


- Test with counter signal → no loss any sample points during data transfer
- Square signal and pulse signal → FADC readout board can read signal with different delta size
- Delta size change in fly → FADC readout board still work well with delta size changing and different noise level
- DeeMe estimate signal → how much we can compress

# Test list of compression module



- Counter signal ( signal will increase or reduce one by one at positive clock)



Input signal




Output from readout board



# Test compressor module



- Delta size change in fly

Channel 27




- DeeMe estimate signal

Compression ratio = 2.9



# Summary

- We design new firmware for FADC readout board which satisfy for DeeMe project
- Apply delta compression algorithm to compress data
  - + Achieved compression ration is **2.9**
  - + Busy signal with 8192 sample point and 32 channel ~ **18ms**




+ Test compressor module with some edge condition and get good result

*Thanks for your attention*

*Backup slides*


# New design for FADC board

Handshake protocol between  
module A and module B




+User can modify their own data processor

+Transfer data in one clock




# Deltacoder Block Diagram

Delta\_size control






# Packer Block Diagram



# Packer block diagram



# Overload input signal

