# Belle ||実験データ収集システム

山田悟 (KEK素核研)



## Belle II 実験

Search for new physics beyond the Standard Model(SM) via high precision measurement with high statistics samples of B/D/tau decays.

#### SuperKEKB accelerator

- Designed luminosity: 40times as large as KEKB
- 50 ab<sup>-1</sup> in 10 years
  (cf. 1ab<sup>-1</sup> @ Belle experiment)

Belle II collaboration :  $\sim$  750 collaborators from 24 countries





Relle TI

## <u>SuperKEKB のルミノシティ(予測)</u>

#### <u> Phase I : (2016 Feb.-Jun.)</u>

- Accelerator commissioning w/o final focusing magnets
- > w/o the Belle II detector
- First turns of SuperKEKB
- Vacuum scrubbing

#### Phase II : (2018Feb.-Jul)

- Accelerator commissioning and physics run
- with the Belle II detector except for vertex subdetectors

# Phase III : (around the end of 2018-)

 Physics run with the full Belle II detector









## 測定器設置、コミッショニング等のスケジュール



計測システム研究会@函館アリーナ 2017.10.2

Belle II



## Belle IIデータ収集システム (今回は読み出しシステムの話を主に)

- FEEとのinterfaceは各検出器共通(PXD以外)
- HLTによるrate reduction + Region of InterestによるPXDのevent size reduction





## <u>フロントエンド電子回路からのデータ読み出し</u>

Belle2Link: (D. Sun et. all, hysics Procedia Volume 37, 2012, pp. 1933-1939)

Unified high speed link which connects Front-End Electronics (FEE) and DAQ system for signal with data transmission based on Rocket I/O

FEE side : Functions for I/F with FEE and Trigger Timing Distribution on FPGA

DAQ side : High Speed Link Board(HSLB) as a data receiver

#### Front-end electronics

**COPPER : data readout board** 



# <u>読み出しボードでのデータ処理</u>

- Readout board : COPPER ( COmmon Pipelined. Platform for Electronics Readout )
  - Versatile DAQ board developed at KEK
    - -> basically same functionality in the previous Belle experiment
  - ➤ can be equipped with various I/O cards and CPU card
    - -> new daughter-boards for Belle II are used



# <u>読み出しPC上でのデータ処理</u>

- I. data check by data-handler process
  - I. Calculate CRC16 and compare CRC value attached by FEE
  - II. XOR checksum calculated by software on COPPER
- II. Data size reduction

merging redundant header/trailer attached by b2link and COPPER ) Reduction by 15MB/s/ROPC at 30kHz trigger rate( <- 5COPPERs/ROPC, 4HSLB/COPPER )

III. Collect data from several COPPERs and do partial event-building and send data to High level trigger unit.





## <u>各検出器でのBelle II のイベントサイズ見積もり</u>

More detailed data size estimation for some sub-detectors with MC data to consider assignment of readout boards.





- Difference of event size is handled by the number of receiver cards on COPPER
- SVD : 1HSLBs/COPPER
- ECL : 2HSLBs/COPPER
- CDC/TOP/ARICH/KLM : 4HSLBs/COPPER

## <u>パフォーマンス測定(1): FEEとCOPPER CPU</u>



CPU usage on COPPER PrPMC





- 30kHz operation was achieved.
- CPU usage will be the bottleneck when the event size becomes larger than expected.
- Throughput in Belle2link and Gigabit Ethernet to a readout PC has still enough remaining room.

#### Throughput from COPPER





## <u>パフォーマンス測定(2): COPPER -> readout PC</u>





- > 35kHz for SVD is the max. event rate.
- Bottleneck : Output data flow to HLT is near the limit of GbE.
  - CPU usage on COPPER CPU is still room to increase the rate
- Increase # of Readout PCs or increase throguhtoput between ROPC and HLT will increase the limit.

## <u>ECL検出器での high rate testの結果</u>

- Setup : 36FEE -> 18 COPPERs -> 7 readout PC
- Throughput : about 33MB/s/COPPER ( the expected event size from MC )
  - Event size was adjusted by HIT threshold of ECL FEE
  - Total throughput for Barrel ECL : 600 MB/s
- Constant 30kHz trigger -> efficiency = 99.2%
- Pseudo-Poisson 30kH trigger -> efficiency = 98.2 %
  - The deadtime comes from trigger limitation (5trigger in 26us due to SVD FEE ).



-> High efficiency(nearly 100%) was achieved !

# <u>COPPERボード上でのデータ化け問題</u>



## How CRC error is detected



## <u>1. FPGA内でのデータ化け</u>

- A large amount of 'ff00ff00' appeared after an FEE footer
- "b2link packetCRC" error is not detected. -> data corruption after HSLB received data.



## Belle II : 1ワード = 32ビット (4バイト)

Data of slotD HSLB (corrupted data) ffaa41b5 ff000b4d b8c70002 41b55881 f7af0004 d4000b4d c8c02000 00f24693 0000002 41b50b4d b8c741b5 7b36fe00 ff00ff00 ff



-> Data should be corrupted around FIFO in HSLB FPGA 計測システム研究会@函館アリーナ 2017.10.2

## Why data are filled with "ff00ff00"

Data of slotD HSLB (corrupted data)



- When FIFO is empty, the output is "ff00".
- For some reason, "ff00" is inserted at the beginning of the event.
  Data are shifted by 2bytes.
- "fe00" is the delimiter to indicate the end of the event. But due to the 2byte shift, this delimiter is ignored and empty FIFO is read repeatedly, which returns "ff00".

# Workaround to avoid the first "ff00"

Just ignore if the 1<sup>st</sup> byte of an event from FIFO\_rx is 'ff'.

The 1<sup>st</sup> byte is supposed to never be "ff". HSL: 0xFFAA(16) -- B2L header | HSLB-tag(16) B2L: '0'(1) TT-ctime(27) | TT-type(4) B2L: TT-tag(32) B2L: TT-exprun(32) B2L: '0' | B2L-ctime(27) | reserved(4) FEE: Data #0 (32)

B2link HSLB header B2link FEE header

# <u>2. COPPERボード上のbitエラー</u>

## Data corruption in "fffffff 0000000" pattern Effect of SSO (simultaneous switching outputs )?

## <u>A. どのように化けるか</u>

## **B. Reduction of the current drive of HSLB data output works :**

- in hslb\_\*\*\*.ucf. (default 12mA to 2mA)
- Errors after the modification at the B2/B3 test bench
- B3 setup
  - > 12xCOPPER (4HSLB/COPPER)
  - Input trigger 30kHz Poisson : output trigger 1.1kHz
  - Data pattern : ffffffff 00000000
  - No data corruption in 118.5hours for 323.3Mevents

## しかしこれでもまだTOP検出器のCRCエラーは解決せず(次ページ)

## Data corruption in "feffffff 0100000" pattern

## <u>A. TOP 検出器データの化け方</u>

• • •

- Using the output log of an error event, I put the same data pattern to dumhslb firmware.
- Data corruption occurred in the B3 test bench and the data pattern seemed to be similar in error events.

The red bits became '0' in the corrupted events.

feff0400 fefffdff feff0000 01000000 02000500 03000200 0300ffff fcfff9ff f5fff7ff f5fffbff

feff0400 fefffdff feff0000 01000000 02000500 03000200 0300ffff fcfff9ff f5fff7ff f5fffbff

fefffbff f6fff6ff 01000300 0900ffff 01000200 07000000 f9fffdff fafffeff 00000000 f7fff6ff

## B. テストパターン "feffffff 0100000"

- > We tried "fefffff 0000000" pattern and it caused data corruption.
  - [DEBUG] 01000000 feffffff 01000000 feffffff 00000000 feffffff 01000000 feffffff 01000000 feffffff
    [DEBUG] 01000000 feffffff 01000000 feffffff 01000000 feffffff 00000000 feffffff
- "fbffffff 04000000" also caused data corruption
  - 04000000 fbffffff 00000000 fbffffff 04000000 fbffffff 04000000 fbffffff 04000000 fbffffff
- > On the other hand, no errors in 2hours with "fffeffff 00010000 "

## <u>C. オシロで "feffffff 0000000" を探す</u>





- So far, no prospect of fixing this problem.
- Since the error rate differs in COPPER(HSLB) boards, we are considering replacing some TOP COPPERs to reduce the error rate.

究会@函館アリーナ 2017.10.2

# イントロダクション Belle II データ読み出しシステム DAQシステムのパフォーマンス 外層検出器の宇宙線試験 Belle II 読み出し系のアップグレード計画

## 統合宇宙線テスト

- ▶ 2017年7月,8月:QCS(収束磁石), Belle II ソレノイド(1.5T)を定格運転した状態で宇宙線測定
- ▶ 測定器:CDC、TOP、ECL、KLM
  - ▶ PXD, SVD, ARICHについては現在開発および試験段階なので参加せず
- トリガー: CDC track segment finder + ECL timing
  - 1 super-layerのtrack segment finderロジックを使用
  - Trigger rate
    - ➢ Back-to back (同色の2つのsegmentを通ることを要求) TSF & ECL(timing): ~10Hz
    - ➢ Single TSF && ECL(timing) : ~100Hz



CDCをビーム方向から見た図 色がついているのが今回使用した triggerのsegment 宇宙線テストでのevent rate



## <u>宇宙線試験でのデータ収集システム</u>

- ▶ 実際のビームランで使うDAQシステムを使用
- ➢ Front-End Electronics boards はそれぞれの測定器で異なる
- ➢ FEE -> COPPER読み出しボードのprotocolは統一されており、backend DAQは各測定 器共通。



## 宇宙線テストのオペレーション

- 実際のbeam runと同様に、non-expertのexperiment shifterがデータ収集を 担当し、夜間もデータ取得
  - > Chat tool (rocket chat)  $\mathcal{C}$  expert-shifter  $\mathcal{O}$  communication
- ➢ High Level TriggerにてオンラインでCDCのtracking
- 各検出器のdata qualityのonline monitor

#### Run-control GUI



#### Data quality monitor



#### Online Event display







## Issues to be considered for the Belle II DAQ system

Difficulty in maintenance during the entire Belle-II experiment period

- The number of discontinued parts is increasing.
  - e.g. chipset on a PrPMC card, FIFO and LAN controller on COPPER III
  - For older COPPER II, it is basically difficult to replace parts according to manufacturer.
- ➢ Four different types of boards( COPPER, TTRX, PrPMC, HSLB ) should be taken care of.

Limitation in the improvement of performance of DAQ

- A. Bottlenecks of the current COPPER readout system
  - CPU usage
    - About 60% COPPER-CPU is used at "30kHz L1 trigger rate with 1kB event size/COPPER"(=Belle II DAQ target value)
  - Data transfer speed
    - > 1GbE/COPPER
- ➢ B. Bottleneck due to network output of ROPC
- We need to upgrade the readout system when
  - \* luminosity of SuperKEKB exceeds expectations.
  - \* Lower threshold of L1 trigger is used or trigger-less DAQ is realized.
  - > Depending on throughput, network and HLT farms also need to be upgraded.

# <u>アップグレードの際の境界条件</u>



Basic framework of belle2link (Rocket-IO based serial link) should be the same. Otherwise FEE's FW/HW update might be needed.

Upgrade like GbE -> 10GbE will be possible, if we upgrade switches.







#### **New readout system =** High-density FGPA-based system using uTCA

**RJ45** 

**RJ45** 

PHY

**Readout PC/HLT** 

**FTSW** 



uATCA backplane

計測システム研究会@函館アリーナ 2017.10.2

**FPGA** 



➢ Belle Ⅱ実験

2018年2月からの phase II run (崩壊点検出器以外インストール、first collision, beam b.g. 測定)に向けて準備が進んでいる。

- ➢ Belle II実験読み出しシステム
  - ▶ 7つのサブ検出器のうちPXDは特殊な読み出し系。その他は共通の 読み出しシステムを使用。
  - ▶ 読み出しボード(COPPER)に新たに開発した高速データ受信ボード、 AtomCPUボードを搭載してFEEとの通信とデータ処理を行う。
- ▶ 読み出しシステムのパフォーマンス試験
  - ➢ FEE <->COPPER
  - COPPER <-> readout PC
- -> Belle II 実験のトリガーレート(30kHz)で動作することを確認
- ▶ 読み出しボードのupgradeを検討中
  - ▶ 高密度、高スループット化